Регистры Allwinner H616
Сокращения  |  Дерево шин  |  Карта памяти
SMHC_MINTSTS
5.3.5. Masked Interrupt Status Register - адрес: 0x4020034 0x4021034 0x4022034 (смещение: 0x0034)

Хост-контроллер SD / MMC (SMHC): список регистров

31 |•|•|•|•|•|•|•|•|•|•|•|•|•|•|•|•| 16
15 |•|•|•|•|•|•|•|•|•|•|•|•|•|•|•|•| 00

  M_CARD_REMOVAL_INT

Bit 31
R/W
0x0

Card Removed

  M_CARD_INSERT

Bit 30
R/W
0x0

Card Inserted

  Unused

Bits 29 : 17

  M_SDIO_INT

Bit 16
R/W
0x0

SDIO Interrupt

  M_DEE_INT

Bit 15
R/W
0x0

Data End-bit Error
When set during receiving data, it means that host controller does not
receive valid data end bit.
When set during transmitting data, it means that host controller does not
receive CRC status taken or received CRC status taken is negative.

  M_ACD_INT

Bit 14
R/W
0x0

Auto Command Done
When set, it means auto stop command(CMD12) completed.

  M_DSE_BC_INT

Bit 13
R/W
0x0

Data Start Error
When set during receiving data, it means that host controller found an
error start bit.
When set during transmitting data, it means that busy signal is cleared.

  M_CB_IW_INT

Bit 12
R/W
0x0

Command Busy and Illegal Write

  M_FU_FO_INT

Bit 11
R/W
0x0

  M_DSTO_VSD_INT

Bit 10
R/W
0x0

FIFO Underrun/Overflow

Data Starvation Timeout/V1.8 Switch Done

  M_DTO_BDS_INT

Bit 9
R/W
0x0

  M_RTO_BACK_INT

Bit 8
R/W
0x0

Data Timeout/Boot Data Start

Response Timeout/Boot ACK Received

  M_DCE_INT

Bit 7
R/W
0x0

Data CRC Error
When set during receiving data, it means that the received data have
data CRC error.
When set during transmitting data, it means that the received CRC status
taken is negative.

  M_RCE_INT

Bit 6
R/W
0x0

Response CRC Error

  M_DRR_INT

Bit 5
R/W
0x0

Data Receive Request
When set, it means that there are enough data in FIFO during receiving data

  M_DTR_INT

Bit 4
R/W
0x0

Data Transmit Request
When set, it means that there are enough space in FIFO during transmitting data.

  M_DTC_INT

Bit 3
R/W
0x0

Data Transfer Complete

  M_CC_INT

Bit 2
R/W
0x0

Command Complete

  M_RE_INT

Bit 1
R/W
0x0

Response Error
When set, Transmit Bit error or End Bit error or CMD Index error may occurs.

  Unused

Bit 0

Команда U-Boot для чтения регистра

md 4020034 1
md 4021034 1
md 4022034 1

Bit fields structure 

typedef union  smhc_mintsts
{
  struct
  {
   unsigned unused0 : 1;
   unsigned m_re_int : 1;
   unsigned m_cc_int : 1;
   unsigned m_dtc_int : 1;
   unsigned m_dtr_int : 1;
   unsigned m_drr_int : 1;
   unsigned m_rce_int : 1;
   unsigned m_dce_int : 1;
   unsigned m_rto_back_int : 1;
   unsigned m_dto_bds_int : 1;
   unsigned m_dsto_vsd_int : 1;
   unsigned m_fu_fo_int : 1;
   unsigned m_cb_iw_int : 1;
   unsigned m_dse_bc_int : 1;
   unsigned m_acd_int : 1;
   unsigned m_dee_int : 1;
   unsigned m_sdio_int : 1;
   unsigned unused1 : 13;
   unsigned m_card_insert : 1;
   unsigned m_card_removal_int : 1;
  } b;
   unsigned long w;
} SMHC_MINTSTS
Allwinner H616 Manual