# 16Gb LPDDR4 SDRAM 

## 200FBGA, 10x15 <br> 64Mb x16DQ x8banks x2channels

This document and all information provided herein (collectively, "Information") is provided on an "AS-IS" basis and remains the sole and exclusive property of Samsung Electronics. You must keep all Information in strict confidence and trust, and must not, directly or indirectly, in any way, disclose, make accessible, post on the internet, reveal, report, publish, disseminate or transfer any Information to any third party. You must not reproduce or copy Information, without first obtaining express written permis sion from Samsung Electronics. You must not use, or allow use of, any Information in any manner whatsoever, except to inter nally evaluate the Information. You must restrict access to Information to those of your employees who have a bonafide need -to-know for such purpose and are bound by obligations at least as restrictive as this clause. In order to receive Information, you must agree to the foregoing and to indemnify Samsung for any failure to strictly comply therewith. If you do not agree, please do not accept any receipt of Information.

## datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.
All brand names, trademarks and registered trademarks belong to their respective owners.
© 2018 Samsung Electronics Co., Ltd. All rights reserved.

## Revision History

| Revision No. | History | Draft Date | Remark | Editor |
| :---: | :---: | :---: | :---: | :---: |
| 0.0 | - First version for target specification. | 26th Jul, 2016 | Target | J.Y.Bae |
| 0.5 | - Preliminary datasheet. | 27th Sep, 2017 | Preliminary | J.Y.Bae |
|  | - Update JEDEC JESD209-4B. |  |  |  |
|  | - Remove 4266Mbps. |  |  |  |
|  | - Correct ball name from ZQ_a to ZQ. |  |  |  |
|  | - Update Mode Register Definition. |  |  |  |
|  | 1. MR0 OP[5] : PPR -> RFU |  |  |  |
|  | 2. Add MR7 OP[0] for Single ended mode |  |  |  |
|  | 3. Add MR51 for Single Ended RDQS, WDQS, Clock. |  |  |  |
| 0.6 | - Update IDD spec values. | 1st Nov, 2017 | Preliminary | J.Y.Bae |
| 1.0 | - Final datasheet. | 2nd Jan, 2018 | Final | J.Y.Bae |

## Table Of Contents

16Gb LPDDR4 SDRAM
1.0 COMPARISION BETWEEN LPDDR3 AND LPDDR4 ..... 5
2.0 KEY FEATURE ..... 7
3.0 ORDERING INFORMATION ..... 8
4.0 PACKAGE DIMENSION \& PIN DESCRIPTION ..... 9
4.1 LPDDR4 SDRAM Package Dimension ..... 9
4.2 LPDDR4 SDRAM Package Ballout. ..... 10
4.3 PAD Definition And Description ..... 11
4.4 Functional Block Diagram ..... 11
4.5 LPDDR4 Pad Definition and Description ..... 12
4.5.1 Dual channel per die device ..... 12
5.0 FUNCTIONAL DESCRIPTION ..... 13
5.1 LPDDR4 SDRAM Addressing ..... 13
5.2 Simplified LPDDR4 State Diagram ..... 14
5.3 Mode Register Definition ..... 16
5.3.1 Mode Register Assignment and Definition in LPDDR4 SDRAM ..... 16
6.0 TRUTH TABLES. ..... 36
6.1 CKE Truth Tables ..... 38
6.2 State Truth Table ..... 39
7.0 ABSOLUTE MAXIMUM DC RATINGS ..... 41
8.0 AC \& DC OPERATING CONDITIONS ..... 42
8.1 Recommended DC Operating Conditions ..... 42
8.2 Input Leakage Current ..... 42
8.3 Input/Output Leakage Current ..... 42
8.4 Operating Temperature Range ..... 42
9.0 AC AND DC INPUT/OUTPUT MEASUREMENT LEVELS ..... 43
9.1 1.1V High speed LVCMOS (HS_LLVCMOS) ..... 43
9.1.1 Standard specifications ..... 43
9.1.2 DC electrical characteristics ..... 43
9.1.2.1 LPDDR4 Input Level for CKE ..... 43
9.1.2.2 LPDDR4 Input Level for Reset n and ODT CA ..... 43
9.1.3 AC Over/Undershoot ..... 44
9.1.3.1 LPDDR4 AC Over/Undershoot ..... 44
9.2 Differential Input Voltage ..... 45
9.2.1 Differential Input Voltage for CK ..... 45
9.2.2 Peak voltage calculation method ..... 46
9.2.3 Single-Ended Input Voltage for Clock ..... 47
9.2.4 Differential Input Slew Rate Definition for Clock ..... 48
9.2.5 Differential Input Cross Point Voltage for Clock ..... 49
9.2.6 Differential Input Voltage for DQS ..... 50
9.2.7 Peak voltage calculation method ..... 51
9.2.8 Single-Ended Input Voltage for DQS ..... 52
9.2.9 Differential Input Slew Rate Definition for DQS ..... 53
9.3 Differential Input Cross Point Voltage for DQS ..... 54
9.4 Input Level For ODT(ca) Input ..... 55
9.5 Single Ended Output Slew Rate ..... 55
9.6 Differential Output Slew Rate ..... 56
9.7 Overshoot and Undershoot for LVSTL ..... 57
9.8 LPDDR4 Driver Output Timing Reference Load ..... 58
9.9 LVSTL (Low Voltage Swing Terminated Logic) IO System ..... 59
10.0 INPUT/OUTPUT CAPACITANCE ..... 61
11.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS ..... 62
11.1 IDD Measurement Conditions ..... 62
11.2 IDD Specifications ..... 78
11.3 IDD Spec Table ..... 81
12.0 AC AND DC OUTPUT MEASUREMENT LEVELS ..... 83
12.1 Single Ended AC and DC Output Levels ..... 83
12.2 Pull Up/Pull Down Driver Characteristics and Calibration ..... 84
13.0 ELECTRICAL CHARACTERISTICS AND AC TIMING ..... 85
13.1 Clock Specification ..... 85
13.1.1 Definition for tCK(avg) and nCK ..... 85
13.1.2 Definition for tCK(abs) ..... 85
13.1.3 Definition for $\mathrm{tCH}(\mathrm{avg})$ and $\mathrm{tCL}(\mathrm{avg})$ ..... 85
13.1.4 Definition for tCH (abs) and $\mathrm{tCL}(\mathrm{abs})$ ..... 85
3.1.5 Definition for tJIT(per) ..... 85
13.1.6 Definition for tJIT(cc) ..... 86
13.1.7 Definition for tERR(nper) ..... 86
13.1.8 Definition for duty cycle jitter tJIT(duty) ..... 86
13.1.9 Definition for tCK(abs), $\mathrm{tCH}(\mathrm{abs})$ and tCL(abs) ..... 86
13.2 Period Clock Jitter ..... 87
13.2.1 Clock period jitter effects on core timing parameters ..... 87
13.2.1.1 Cycle time de-rating for core timing parameters ..... 87
13.2.1.2 Clock Cycle de-rating for core timing parameters ..... 87
13.2.2 Clock jitter effects on Command/Address timing parameters ..... 87
13.2.3 Clock jitter effects on Read timing parameters ..... 88
13.2.3.1 tRPRE ..... 88
13.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS) ..... 88
13.2.3.3 tQSH, tQSL ..... 88
13.2.3.4 tRPST ..... 88
13.2.4 Clock jitter effects on Write timing parameters ..... 88
13.2.4.1 tDS, tDH ..... 88
13.2.4.2 tDSS, tDSH ..... 88
13.2.4.3 tDQSS ..... 89
13.3 LPDDR4 Refresh Requirement ..... 89
13.4 AC Timing ..... 90
13.5 CA Rx Voltage and Timing ..... 95
13.6 DRAM Data Timing ..... 98
13.7 DQ Rx Voltage And Timing ..... 101

### 1.0 COMPARISION BETWEEN LPDDR3 AND LPDDR4

|  | Items | LPDDR3 | LPDDR4 |
| :---: | :---: | :---: | :---: |
| Feature | CLK scheme | Differential (CLK/CLKB) | $\leftarrow$ |
|  | Data scheme | DDR Single-ended, Bi-Directional | $\leftarrow$ |
|  | DQS scheme | Differential (DQS/DQSB), Bi-Directional | $\leftarrow$ |
|  | ADD / CMD scheme | DDR | SDR |
|  | State Diagram | Refer to the Datasheet | Refer to the Datasheet |
|  | Command Truth Table | No support BST | Refer to the Datasheet |
|  | Data mask Truth Table | As is | $\leftarrow$ |
|  | I/O Interface | HSUL_12 | LVSTL_11 |
|  | Burst Length | 8 | 16, 32(OTF) |
|  | Burst Type | Sequential | $\leftarrow$ |
|  | No Wrap | No support | $\leftarrow$ |
|  | \# of Bank per channel | 8 | $\leftarrow$ |
|  | Organization per channel | x16/x32 | x16 |
|  | Data Mask | Support (Write) | Support (Masked Write) |
|  | Refresh mode | Auto / Self Refresh | $\leftarrow$ |
|  | Masked Write | N/A | Support |
|  | DBI | N/A | Support |
| Addressing | Row | Refer to the Datasheet (CA0 ~ CA9 1clock DDR based) | Refer to the datasheet (8Gb per channel) (CA0 ~ CA5 4clock SDR based) |
|  | Column |  |  |
|  | Bank |  |  |
|  | Refresh Requirements |  |  |
| AC Parameter | Speed bin [Mbps] | 1600/1866 | 3200/3733/4266 |
|  | Read/Write latency | Refer to the Datasheet | Refer to the datasheet |
|  | Core Parameters |  |  |
|  | IO Parameters |  |  |
|  | CA / CS / Setup / Hold / Deratin |  |  |
|  | Data Setup / Hold / Deratin |  |  |
| Special Function | PASR | Support | $\leftarrow$ |
|  | TCSR | Support | $\leftarrow$ |
|  | Deep Power Down | No Support | N/A |
|  | Configurable D/S | Support | $\leftarrow$ |
|  | ZQ Calibration | Support | $\leftarrow$ |
|  | DQ Calibration | Support ${ }^{1)}$ | Refer to the datasheet |
|  | CA Calibration | Support | $\leftarrow$ |
|  | Write Leveling | Support | $\leftarrow$ |
| Power Supply | VDD1 [V] | $1.70 \sim 1.95$ | $\leftarrow$ |
|  | VDD2 [V] | $1.14 \sim 1.30$ | $1.06 \sim 1.17$ |
|  | VDDQ [V] | $1.14 \sim 1.30$ | $1.06 \sim 1.17$ |
|  | VDDCA [V] | $1.14 \sim 1.30$ | N/A |
| IDD Specification Parameters and Test Conditions | IDD Measurement Conditions | As is | BL16 based |
|  | IDD Specification | As is | Refer to the datasheet |
| Temperature | General ['C] | -25 ~ 85 | $\leftarrow$ |


|  |  | Items | LPDDR3 | LPDDR4 |
| :---: | :---: | :---: | :---: | :---: |
| Pull-down Pull-up Characteristics |  | w/ ZQ Calibration | As is | $\leftarrow$ |
|  |  | w/o ZQ Calibration | As is | $\leftarrow$ |
|  |  | $w / \mathrm{V}_{\mathrm{OH}}$ Calibration | N/A | Support |
|  |  | w/o $\mathrm{V}_{\mathrm{OH}}$ Calibration | N/A | Support |
|  |  | Temperature and Voltage Sensitivity | As is | $\leftarrow$ |
|  |  | RZQI-V Curve | As is | $\leftarrow$ |
| Input/Output Capacitance ${ }^{1)}$ |  |  | Refer to the Datasheet | Refer to the Datasheet |
| Absolute maximum DC ratings |  | VDD1 [V] | -0.4~2.3 | -0.4 ~ 2.1 |
|  |  | VDD2 [V] | -0.4~1.6 | -0.4 ~ 1.5 |
|  |  | VDDQ [V] | -0.4 ~ 1.6 | -0.4 ~ 1.5 |
|  |  | VDDCA [V] | -0.4 ~ 1.6 | N/A |
|  |  | VIN/VOUT [V] | -0.4 ~ 1.6 | -0.4~1.5 |
|  |  | Tstg ['C] | -55~125 | $\leftarrow$ |
|  |  | Input leakage [uA] | As is | -2 ~ 2 |
| Input/Output Operating condition | AC/DC Logic Input Levels for Single-ended Signals | CA and CS pins | $\begin{gathered} \hline \text { AC }: \text { VREF } \pm 0.150 \mathrm{~V} / \pm 0.135 \mathrm{~V} \\ (1600 / 1866) \\ \text { DC : VREF } \pm 0.10 \mathrm{~V} / 0.10 \mathrm{~V} \\ (1600 / 1866) \end{gathered}$ | VREF(CA), Internal VREF |
|  |  | CKE pin | $0.65 \times$ VDDCA $\sim 0.35 \times$ VDDCA | AC : 0.75×VDD2 @ Min VDD2+0.2 @ Max DC : 0.65×VDD2 @ Min VDD2+0.2 @ Max |
|  |  | DQ pins | $\begin{gathered} \hline \mathrm{AC}: \mathrm{VREF} \pm 0.15 \mathrm{~V} / 0.135 \mathrm{~V} \\ (1600 / 1866) \\ \mathrm{DC}: \mathrm{VREF} \pm 0.10 \mathrm{~V} / 0.10 \mathrm{~V} \\ (1600 / 1866) \end{gathered}$ | VREF(DQ), Internal VREF |
|  |  | VREF_CA/DQ tolerance | $0.49 \times$ VDDQ $\sim 0.51 \times$ VDDQ | Internal VREF |
|  | AC/DC Logic Input Levels for Differential | VIHdiff/VILdiff (AC/DC) tDVAC | As is | TBD |
|  |  | VSEH/VSEL(AC) | As is | TBD |
|  | Differential Input Cross Point Voltage | VIXCA/VIXDQ | As is | TBD |
|  | Slew Rate definitions for Differential | VILdiff /VIHdiff (Max/Min) | As is | TBD |
|  | AC/DC Output levels for Differential | VOHdiff / VOLdiff (AC) | As is | TBD |
|  |  | IOZ | As is | -5~5 |
|  |  | MMPUPD | As is | TBD |
|  | Single ended output Slew | VOH/VOL(AC/DC) | As is | TBD |
|  |  | SRQse | As is | $3.5 \sim 9.0$ |
|  | Differential Output Slew | VOHdiff/VOLdiff(AC) | As is | TBD |
|  |  | SRQdiff | As is | $7.0 \sim 18.0$ |
|  | Overshoot / Undershoot | Maximum Amplitude | As is | $\leftarrow$ |
|  |  | Maximum Area | VDD/VSS : 0.1[V-ns] | $\leftarrow$ |
|  | Driver Output Timing |  | HSUL_12 | LVSTL_11 |

NOTE:

1) The parameter applies to both die and package.

## LPDDR4 SDRAM SPECIFICATION <br> 16G $=64 M \times 16 D Q$ x8banks x2channels 200FBGA, 10x15

### 2.0 KEY FEATURE

- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS_t, DQS_c), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK_t and CK_c)
- Differential data strobes (DQS_t and DQS_c)
- Commands \& addresses entered positive CK edges; data and data mask referenced to both edges of DQS
- 2channel composition per die
- 8 internal banks for each channel
- DMI Pin : DBI (Data Bus Inversion) when normal write and read operation, Data mask (DM) for masked write when DBI off
- Counting \# of DQ's 1 for masked write when DBI on
- Burst Length: 16, 32 (OTF)
- Burst Type: Sequential
- Read \& Write latency : Refer to Table 64 LPDDR4 AC Timing Table
- Auto Precharge option for each burst access
- Configurable Drive Strength
- Refresh and Self Refresh Modes
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Write Leveling
- CA Calibration
- Internal VREF and VREF training
- FIFO based write/read training
- MPC (Multi Purpose Command)
- LVSTL (Low Voltage Swing Terminated Logic) IO
- VDD1/VDD2/VDDQ : 1.8V/1.1V/1.1V
- VSSQ Termination
- No DLL : CK to DQS is not synchronized
- Edge aligned data output, write training for data input center align
- Refresh rate : 3.9us


### 3.0 ORDERING INFORMATION

| Part No. | Org. | Package | Temperature | Max Frequency |
| :---: | :---: | :---: | :---: | :---: |
| K4F6E3S4HM-MGCJ | 2 Ch, <br> $\mathrm{x} 16 / \mathrm{Ch}$ | $10 \times 15200-\mathrm{FBGA}$ | $\mathrm{Tc}=-25 \sim 85^{\circ} \mathrm{C}$ | $3733 \mathrm{Mbps}(\mathrm{tCK}=0.536 \mathrm{~ns})$ |

NOTE :

1) 3733 Mbps is backward compatible to 3200 Mbps .


### 4.0 PACKAGE DIMENSION \& PIN DESCRIPTION

### 4.1 LPDDR4 SDRAM Package Dimension



### 4.2 LPDDR4 SDRAM Package Ballout

| 200Ball FBGA |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| A | DNU | DNU | VSS | VDD2 | ZQ | NB | NB | NC | VDD2 | VSS | DNU | DNU |
| B | DNU | DQ0_a | VDDQ | DQ7_a | VDDQ | NB | NB | VDDQ | DQ15_a | VDDQ | DQ8_a | DNU |
| C | VSS | DQ1_a | DMIO_a | DQ6_a | VSS | NB | NB | VSS | DQ14_a | DMI1_a | DQ9_a | VSS |
| D | VDDQ | VSS | DQS0_t_a | VSS | VDDQ | NB | NB | VDDQ | VSS | DQS1_t_a | VSS | VDDQ |
| E | VSS | DQ2_a | DQS0_c_a | DQ5_a | VSS | NB | NB | VSS | DQ13_a | DQS1_c_a | DQ10_a | VSS |
| F | VDD1 | DQ3_a | VDDQ | DQ4_a | VDD2 | NB | NB | VDD2 | DQ12_a | VDDQ | DQ11_a | VDD1 |
| G | VSS | ODT_CA_a ${ }^{1)}$ | VSS | VDD1 | VSS | NB | NB | VSS | VDD1 | VSS | DNU | VSS |
| H | VDD2 | CAO_a | NC | CS_a | VDD2 | NB | NB | VDD2 | CA2_a | CA3_a | CA4_a | VDD2 |
| J | VSS | CA1_a | VSS | CKE_a | NC | NB | NB | CK_t_a | CK_c_a | VSS | CA5_a | VSS |
| K | VDD2 | VSS | VDD2 | VSS | DNU | NB | NB | DNU | VSS | VDD2 | VSS | VDD2 |
| L | NB | NB | NB | NB | NB | NB | NB | NB | NB | NB | NB | NB |
| M | NB | NB | NB | NB | NB | NB | NB | NB | NB | NB | NB | NB |
| N | VDD2 | VSS | VDD2 | VSS | DNU | NB | NB | DNU | VSS | VDD2 | VSS | VDD2 |
| P | VSS | CA1_b | VSS | CKE_b | NC | NB | NB | CK_t_b | CK_c_b | VSS | CA5_b | VSS |
| R | VDD2 | CAO_b | NC | CS_b | VDD2 | NB | NB | VDD2 | CA2_b | CA3_b | CA4_b | VDD2 |
| T | VSS | ODT_CA_ ${ }^{19}$ | VSS | VDD1 | VSS | NB | NB | VSS | VDD1 | VSS | RESET_n | VSS |
| U | VDD1 | DQ3_b | VDDQ | DQ4_b | VDD2 | NB | NB | VDD2 | DQ12_b | VDDQ | DQ11_b | VDD1 |
| V | VSS | DQ2_b | DQS0_c_b | DQ5_b | VSS | NB | NB | VSS | DQ13_b | DQS1_c_b | DQ10_b | VSS |
| W | VDDQ | VSS | DQS0_t_b | VSS | VDDQ | NB | NB | VDDQ | VSS | DQS1_t_b | VSS | VDDQ |
| Y | VSS | DQ1_b | DMIO_b | DQ6_b | VSS | NB | NB | VSS | DQ14_b | DMI1_b | DQ9_b | VSS |
| AA | DNU | DQ0_b | VDDQ | DQ7_b | VDDQ | NB | NB | VDDQ | DQ15_b | VDDQ | DQ8_b | DNU |
| AB | DNU | DNU | VSS | VDD2 | VSS | NB | NB | VSS | VDD2 | VSS | DNU | DNU |

[Top View]

|  | Channel A |  |
| :---: | :---: | :---: |
|  | Channel B |  |
|  | Power |  |
| Ground |  |  |
|  | ODT_CA |  |
| RESET_n |  |  |
|  | ZQ |  |
|  | DNU |  |

[^0]1) ODT(CA) $\_[x]$ balls are wired to $O D T(C A) \_[x]$ pads of Rank 0 DRAM die. ODT(CA)_[ $\left.x\right]$ pads for other ranks (if present) are disabled in the package.

### 4.3 PAD Definition And Description

| Pin Name | Pin Function Channel-A | Pin Name | Pin Function Channel-B |
| :---: | :---: | :---: | :---: |
| CK_t_a, CK_c_a | System Differential Clock | CK_t_b, CK_c_b | System Differential Clock |
| CKE_a | Clock Enable | CKE_b | Clock Enable |
| CS_a | Chip Select | CS_b | Chip Select |
| CA[5:0]_a | DDR Command / Address Inputs | CA[5:0]_b | DDR Command / Address Inputs |
| DMI[1:0]_a | Input Data Inversion | DMI[1:0]_b | Input Data Inversion |
| DQS[1:0]_t_a | Data Strobe Bi-directional | DQS[1:0]_t_b | Data Strobe Bi-directional |
| DQS[1:0]_c_a | Data Strobe Complementary | DQS[1:0]_c_b | Data Strobe Complementary |
| DQ[15:0]_a | Data Inputs / Outputs | DQ[15:0]_b | Data Inputs / Outputs |
| ODT_CA_a | On die termination | ODT_CA_b | On die termination |
|  |  | RESET_n | RESET |
| Pin Name | Pin Function Common | Pin Name | Pin Function Common |
| DNU | Do Not Use | VDD1 | Core Power Supply 1 |
|  |  | VDD2 | Core Power Supply 2 |
|  |  | VDDQ | I/O Power Supply |
|  |  | VSS | Ground |
|  |  | ZQ | Reference Pin for Output Driver Strength Calibration |

### 4.4 Functional Block Diagram



### 4.5 LPDDR4 Pad Definition and Description

### 4.5.1 Dual channel per die device

[Table 1] Pad Definition and Description for Dual channel

| Symbol | Type | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { CK_t_A } \\ & \text { CK_c_A } \\ & \text { CK_t_B } \\ & \text { CK_c_B } \end{aligned}$ | Input | Clock: CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A \& B) has its own clock pair. |
| $\begin{aligned} & \text { CKE_A } \\ & \text { CKE_B } \end{aligned}$ | Input | Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A \& B) has its own CKE signal. |
| CS_A, CS_B | Input | Chip Select: CS is part of the command code. Each channel (A \& B ) has its own CS signal. |
| $\begin{aligned} & \text { CA[5:0]_A } \\ & \text { CA[5:0]_B } \end{aligned}$ | Input | Command/Address Inputs: CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A\&B) has its own CA signals. |
| $\begin{aligned} & \hline \text { ODT_CA_A } \\ & \text { ODT_CA_B } \end{aligned}$ | Input | CA ODT Control: The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins. |
| $\begin{aligned} & \text { DQ[15:0]_A } \\ & \text { DQ[15:0]_B } \end{aligned}$ | I/O | Data Inputs/Outputs: Bi-direction data bus |
| $\begin{aligned} & \text { DQS[1:0]_t_A } \\ & \text { DQS[1:0]_c_A } \\ & \text { DQS[1:0]_t_B } \\ & \text { DQS[1:0]_c_B } \end{aligned}$ | 1/O | Data Strobe: DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A \& B) has its own DQS strobes. |
| $\begin{aligned} & \text { DMI[1:0]_A } \\ & \text { DMI[1:0]_B } \end{aligned}$ | 1/O | Data Mask Inversion: DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A \& B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting. |
| ZQ | Reference | Calibration Reference: Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a $240 \Omega \pm 1 \%$ resistor. |
| $\begin{gathered} \text { VDDQ,VDD1, } \\ \text { VDD2 } \end{gathered}$ | Supply | Power Supplies: Isolated on the die for improved noise immunity. |
| $V_{\text {SS }}, V_{\text {SSQ }}$ | GND | Ground Reference: Power supply ground reference. |
| RESET_n | Input | RESET: When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die. |

## NOTE :

1) "_A" and "_B" indicate DRAM channel "_A" pads are present in all devices. "_B" pads are present in dual channel SDRAM devices only.

### 5.0 FUNCTIONAL DESCRIPTION

LPDDR4-SDRAM is a high-speed synchronous DRAM device internally configured with either 1 or 2 channels. Dual channel is comprised of 8 -banks with from 2 Gb to 16 Gb per channel density. The configuration for channel density that is greater than 16 Gb is still $\mathrm{TBD}^{1)}$.

These devices contain the following number of bits:

Dual-channel SDRAM devices contain the following number of bits:
16Gb has 17,179,869,184 bits

LPDDR4 devices use a 2 or 4 clocks architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 6-bit CA bus contains command, address, and bank information. Each command uses 1,2 or 4 clock cycle, during which command information is transferred on the positive edge of the clock. See command truth table for details.
These devices use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an $16 n$ prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR4 SDRAM effectively consists of a single 16n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. Read and write accesses to the LPDDR4 SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read, Write or Mask Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the Bank and the starting column location for the burst access.
Prior to normal operation, the LPDDR4 SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.

### 5.1 LPDDR4 SDRAM Addressing

[Table 2] LPDDR4 SDRAM x16 mode Addressing for Dual Channel SDRAM Device

| Memory Density (per Die) | 16Gb |
| :--- | :---: |
| Memory Density (per x16 channel) | 8Gb |
| Configuration | $64 \mathrm{Mb} \times 16 \mathrm{DQ} \times 8$ banks $\times 2$ channels |
| Number of Channels (per die) | 2 |
| Number of Banks (per channel) | 8 |
| Array Pre-Fetch (bits, per channel) | 256 |
| Number of Rows (per Channel) | 65,536 |
| Number of Columns (fetch boundaries) | 64 |
| Page Size (Bytes) | 2048 |
| Channel Density (Bits per channel) | 8,589,934,592 |
| Total Density (Bits per die) | 17,179,869,184 |
| Bank Addresses | BA0-BA2 |
|  | R16 |
| Row R15 |  |
| Burst Starting Address Boundary | C0-C9 |

NOTE :

1) The lower two column addresses (C0-C1) are assumed to be "zero" and are not transmitted on the CA bus.
2) Row and Column Address values on the CA bus that are not used for a particular density is required to at valid logic levels.

### 5.2 Simplified LPDDR4 State Diagram

LPDDR4-SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.
The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.
For the command definition, see datasheet of [Command Definition \& Timing Diagram].


Figure 1. LPDDR4: Simplified Bus Interface State Diagram-1


Figure 2. LPDDR4: Simplified Bus Interface State Diagram -2
NOTE:

1) From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information
2) In IDLE state, all banks are precharged.
3) In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
4) In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
5) This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
6) States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
7) The RESET_n pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET_n.

Rev. 1.0

### 5.3 Mode Register Definition

### 5.3.1 Mode Register Assignment and Definition in LPDDR4 SDRAM

[Table 3] shows the mode registers for LPDDR4 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.
[Table 3] Mode Register Assignment in LPDDR4 SDRAM

| MR\# | $\begin{gathered} \text { MA } \\ <7: 0> \end{gathered}$ | Function | Access | OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $0^{0} \mathrm{H}$ | Device Info. | R | CATR | (RFU) |  | RZQI |  | (RFU) |  | Refresh mode |
| 1 | $0^{01}$ | Device Feature 1 | W | RPST0 <br> RPST1 |  | nWR1 |  | RD- PRE0 RD- PRE1 | WR- <br> PREO <br> WR- <br> PRE1 | BL |  |
| 2 | 02H | Device Feature 2 | W | WR Lev | WL <br> Select0 <br> WL <br> Select1 | WLO |  |  | RLO |  |  |
|  |  |  |  |  |  | WL1 |  |  | RL1 |  |  |
| 3 | $0^{03}$ | I/O Configuration-1 | W | DBI-WR0 | DBI-RD0 | PDDS0 |  |  | $\begin{array}{\|l} \text { PPR Pro- } \\ \text { tection } \end{array}$ | WR PST | PU-CALO |
|  |  |  |  | DBI-WR1 | DBI-RD1 | PDDS1 |  |  |  | WR PST | PU-CAL1 |
| 4 | $0^{4}$ | Refresh Rate | R/W | TUF | Thermal Offset |  | PPRE | SR Abort | Refresh Rate |  |  |
| 5 | $0^{\text {H }}$ | Basic Configuration-1 | R | LPDDR4 Manufacturer ID |  |  |  |  |  |  |  |
| 6 | $06_{\text {H }}$ | Basic Configuration-2 | R | Revision ID-1 |  |  |  |  |  |  |  |
| 7 | $0^{07}$ | Basic Configuration-3 | R | Revision ID-2 |  |  |  |  |  |  | Single ended mode |
| 8 | 08H | Basic Configuration-4 | R | I/O width |  | Density |  |  |  | Type |  |
| 9 | $0^{\text {H }}$ | Test Mode | W | Vendor Specific Test Register |  |  |  |  |  |  |  |
| 10 | $0 A_{H}$ | IO Calibration | W | (RFU) |  |  |  |  |  |  | ZQ- <br> RESET |
| 11 | $0^{0}{ }_{H}$ | ODT Feature | W | (RFU) | CA ODT0 |  |  | (RFU) | DQ ODT0 |  |  |
|  |  |  |  |  | CA ODT1 |  |  |  | DQ ODT1 |  |  |
| 12 | $0^{+}$ | VREF(ca) Setting/Range | R/W | (RFU) | VR-CA0 | VREF0(ca) |  |  |  |  |  |
|  |  |  |  |  | VR-CA1 | VREF1(ca) |  |  |  |  |  |
| 13 | $0 \mathrm{D}_{\mathrm{H}}$ | CBT,RPT,VRO,VRCG, RRO, DM_DIS,FSP-WR,FSP-OP | W | FSP-OP | FSP-WR | DM_DIS | RRO | VRCG | VRO | RPT | CBT |
| 14 | $0 E_{H}$ | VREF(dq) Setting/Range | R/W | (RFU) | VR-DQ0 | $\mathrm{V}_{\text {REFO(DQ) }}$ |  |  |  |  |  |
|  |  |  |  | (RFU) | VR-DQ1 | $\mathrm{V}_{\text {REF1(DQ) }}$ |  |  |  |  |  |
| 15 | $0 F_{H}$ | Lower-Byte Invert for DQ Calibration | W | Lower-Byte Invert Register for DQ Calibration |  |  |  |  |  |  |  |
| 16 | ${ }^{10} \mathrm{H}$ | PASR_Bank | W | PASR Bank Mask |  |  |  |  |  |  |  |
| 17 | $11_{H}$ | PASR_Segment | W | PASR Segment Mask |  |  |  |  |  |  |  |
| 18 | $\mathbf{1 2}_{\text {H }}$ | IT-LSB | R | DQS Oscillator Count-LSB |  |  |  |  |  |  |  |
| 19 | $\mathbf{1 3}_{H}$ | IT-MSB | R | DQS Oscillator Count-MSB |  |  |  |  |  |  |  |
| 20 | $\mathbf{1 4}_{H}$ | Upper-Byte Invert for DQ Calibration | W | Upper-Byte Invert Register for DQ Calibration |  |  |  |  |  |  |  |
| 21 | $15_{\text {H }}$ | RFU | N/A |  |  |  |  |  |  |  |  |
| 22 | $16^{\text {H }}$ | ODT Feature | W | (RFU) |  | ODTDCA0 | ODTECS0 | ODTECKO | SoC ODT0 |  |  |
|  |  |  |  |  |  | $\begin{gathered} \text { ODTD- } \\ \text { CA1 } \end{gathered}$ | ODTECS1 | ODTECK1 | SoC ODT1 |  |  |

[Table 3] Mode Register Assignment in LPDDR4 SDRAM

| MR\# | $\begin{gathered} \text { MA } \\ <7: 0> \end{gathered}$ | Function | Access | OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 23 | $17_{\text {H }}$ | DQS interval timer run time | W | DQS interval timer run time setting |  |  |  |  |  |  |  |
| 24 | $18_{\text {H }}$ | TRR | R/W | TRR <br> Mode | TRR Mode BAn |  |  | Unlimited MAC | MAC Value |  |  |
| 25 | 19 ${ }_{\text {H }}$ | PPR Resource | R | Bank 7 | Bank 6 | Bank 5 | Bank 4 | Bank 3 | Bank 2 | Bank 1 | Bank 0 |
| 26:29 | $1 A_{H}: 1 D_{H}$ | RFU | N/A | Reserved for Future Use |  |  |  |  |  |  |  |
| 30 | $1 E_{H}$ | Reserved for Testing | N/A | Reserved for Testing-SDRAM will ignore |  |  |  |  |  |  |  |
| 31 | $\mathbf{1 F}_{H}$ | RFU | N/A | Reserved for Future Use |  |  |  |  |  |  |  |
| 32 | $\mathbf{2 0}_{H}$ | DQ Calibration Pattern A | W | DQ Calibration Pattern "A" (default = 5AH) |  |  |  |  |  |  |  |
| 33:38 | $21_{\mathrm{H}} \sim 26_{\mathrm{H}}$ | (Do Not Use) | NA | Do Not Use |  |  |  |  |  |  |  |
| 39 | $2^{27}$ | Reserved for Testing | N/A | Reserved for Testing-SDRAM will ignore |  |  |  |  |  |  |  |
| 40 | $\mathbf{2 8}_{H}$ | DQ Calibration Pattern B | W | DQ Calibration Pattern "B" (default = 3CH) |  |  |  |  |  |  |  |
| 41:47 | $29_{\mathrm{H}} \sim 2 \mathrm{~F}_{\mathrm{H}}$ | (Do Not Use) | NA | Do Not Use |  |  |  |  |  |  |  |
| 48:50 | $30_{H} \sim 32_{\mathrm{H}}$ | RFU | NA | (RFU) |  |  |  |  |  |  |  |
| 51 | $33_{H}$ | Single Ended RDQS, WDQS, CLK | W | (RFU) |  |  |  | Single ended Clock | Single ended WDQS | Single ended RDQS | (RFU) |
| 52:63 | $34_{H} \sim 3 \mathrm{~F}_{\mathrm{H}}$ | RFU | NA | (RFU) |  |  |  |  |  |  |  |

## NOTE :

1) RFU bits shall be set to ' 0 ' during writes.
2) RFU bits shall be read as ' 0 ' during reads.
3) All mode registers that are specified as RFU or write-only shall return undefined data when read and DQS_t, DQS_c shall be toggled
4) All mode registers that are specified as RFU shall not be written.
5) Writes to read-only registers shall have no impact on the functionality of the device.

MR0_Device Information (MA<7:0> = 00 $\mathbf{H}_{\mathrm{H}}$ ) :

|  | OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OPO |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CATR | (RFU) |  | RZQI |  | (RFU) |  | Refresh mode |  |
| Function | Register Type | Operand |  | Data |  |  |  |  | Notes |
| Refresh mode | Read-only | OP[0] |  | $\mathbf{0}_{\mathrm{B}}$ : Both legacy \& modified refresh mode supported <br> $\mathbf{1}_{\mathbf{B}}$ : Only modified refresh mode supported |  |  |  |  |  |
| RZQI <br> (Built-in Self-Test for RZQ) |  | OP[4:3] |  | $00_{B}$ : RZQ self-test not supported <br> $\mathbf{0 1}_{\mathrm{B}}$ : ZQ-pin may connect to $\mathrm{V}_{S S Q}$ or float <br> $10_{\mathrm{B}}$ : ZQ-pin may short to $V_{\text {DDQ }}$ <br> $11_{\mathrm{B}}$ : ZQ-pin self test completed, no error condition detected <br> (ZQ-pin may not connect to $\mathrm{V}_{\text {SSQ }}$ or float, nor short to $\mathrm{V}_{\mathrm{DDQ}}$ ) |  |  |  |  | 1,2,3,4 |
| CATR <br> (CA Terminating Rank) |  | OP[7] |  | $\mathbf{0}_{\mathrm{B}}$ : CA for this rank is not terminated <br> $\mathbf{1}_{\mathrm{B}}$ : CA for this rank can be terminated |  |  |  |  | 5 |

## NOTE :

1) RZQI MR value, if supported, will be valid after the following sequence:
a. Completion of MPC ZQCAL Start command to either channel.
b. Completion of MPC ZQCAL Latch command to either channel then $\mathrm{t}_{\text {ZQLAT }}$ is satisfied.

RZQI value will be lost after Reset.
2) If the ZQ-pin is connected to VSSQ to set default calibration, $O P[4: 3]$ shall be set to $01_{B}$. If the $Z Q$-pin is not connected to $V S S Q$, either $O P[4: 3]=01_{B}$ or $O P[4: 3]=10_{B}$ might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
3) In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the device may not function as intended.
4) In ZQ self-test returns OP[4:3] = $11_{\mathrm{B}}$, the device has detected a resistor connected to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e., $240-\Omega+/-1 \%$ ).
5) OP[7] is set at power-up, according to the state of the CA-ODT pad on the die and the state of MR11 OP[4:6]. If the CA ODT pad is tied LOW, then the die will not terminate the CA bus and MRO OP[7]=0 $0_{B}$, regardless of the state of ODTECA (MR11 OP[4:6]). If the CA-ODT pad is tied HIGH and ODTE-CA is enabled (MR11 OP[4:6] is valid), then this bit will be set $(\operatorname{MRO} O P[7]=1 \mathrm{~B})$ and the die will terminate the CA bus.

## MR1_Device Feature 1 (MA<7:0> = 01 H ) :

|  | OP7 | OP6 OP5 | OP4 | OP3 | OP2 | OP1 | OPO |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RPST | nWR (for AP) |  | RD-PRE | WR-PRE | BL |  |  |
| Function | Register Type | Operand | Data |  |  |  |  | Notes |
| BL (Burst Length) | Write-only | OP[1:0] | $00_{\mathrm{B}}: \mathrm{BL}=16$ Sequential (default) <br> $01_{\mathrm{B}}: B L=32$ Sequential <br> $\mathbf{1 0}_{\mathrm{B}}$ : BL=16 or 32 Sequential (on-the-fly) <br> All others: Reserved |  |  |  |  | 1,7 |
| WR-PRE <br> (WR Pre-amble Length) |  | OP[2] | $\begin{aligned} & \mathbf{0}_{\mathrm{B}}: \text { Reserved } \\ & \mathbf{1}_{\mathrm{B}}: \text { WR Pre-amble }=2 \times \mathrm{tCK} \end{aligned}$ |  |  |  |  | 5,6 |
| RD-PRE <br> (RD Pre-amble Type) |  | OP[3] | $\begin{aligned} & \mathbf{0}_{\mathrm{B}}: \text { RD Pre-amble }=\text { Static }(\text { default }) \\ & \mathbf{1}_{\mathrm{B}}: \text { RD Pre-amble }=\text { Toggle } \end{aligned}$ |  |  |  |  | 3,5,6 |
| nWR <br> (Write-Recovery for AutoPrecharge commands) |  | OP[6:4] | $\begin{aligned} & \mathbf{0 0 0}_{\mathrm{B}}: \mathrm{nWR}=6 \text { (default) } \\ & \mathbf{0 0 1}_{\mathrm{B}}: \mathrm{nWR}=10 \\ & \mathbf{0 1 0}_{\mathrm{B}}: \mathrm{nWR}=16 \\ & \mathbf{0 1 1}_{\mathrm{B}}: \mathrm{nWR}=20 \\ & 100_{\mathrm{B}}: \mathrm{nWR}=24 \\ & 101_{\mathrm{B}}: \mathrm{nWR}=30 \\ & 110_{\mathrm{B}}: \mathrm{nWR}=34 \\ & 111_{\mathrm{B}}: \mathrm{nWR}=40 \end{aligned}$ |  |  |  |  | 2,5,6 |
| RPST <br> (RD Post-Amble Length) |  | OP[7] | $\begin{aligned} & \mathbf{0}_{\mathbf{B}}: \text { RD Post-amble }=0.5 \times \mathrm{tCK} \text { (default) } \\ & \mathbf{1}_{\mathbf{B}}: \text { RD Post-amble }=1.5 \times \mathrm{tCK} \end{aligned}$ |  |  |  |  | 4,5,6 |

## NOTE :

1) Burst length on-the-fly can be set to either $B L=16$ or $B L=32$ by setting the " $B L$ " bit in the command operands. See the Command Truth Table.
2) The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto-precharge) enabled. See "Read and Write Latencies" later in this section.
3) For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" pre-amble. See the Read Preamble and Postamble section in Operation timing for a drawing of each type of pre-amble.
4) OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS_t. The optional postamble cycle is provided for the benefit of certain memory controllers.
5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be read from with an MRR command to this MR address.
6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
7) Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSPOP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.
[Table 4] Read and Write Latencies for $x 16$ mode

| Read Latency [nCK] |  | Write Latency [nCK] |  | nWR <br> [nCK] | nRTP <br> [nCK] | Lower Clock <br> Frequency Limit [MHz] <br> (Greater than) | Upper Clock <br> Frequency Limit [MHz] <br> (Same or less than) | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No DBI | $\mathbf{w / ~ D B I ~}$ | Set "A" | Set "B" | 466 |  |  |  |  |
| 6 | 6 | 4 | 4 | 6 | 8 | 10 | 533 |  |
| 10 | 12 | 6 | 8 | 10 | 8 | 266 | 800 |  |
| 20 | 16 | 8 | 12 | 16 | 8 | 533 | 1066 |  |
| 24 | 28 | 10 | 18 | 20 | 8 | 800 | 1333 |  |
| 28 | 32 | 12 | 22 | 24 | 10 | 1066 | 1600 |  |
| 32 | 36 | 14 | 26 | 30 | 12 | 1333 | 1866 |  |
| 36 | 40 | 16 | 34 | 40 | 16 | 1600 | 2133 |  |

## NOTE :

1) The LPDDR4-SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
2) DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]= $0_{B}$, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1 ${ }_{B}$, then the "w/DBI" column should be used for Read Latency.
3) Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0 ${ }_{B}$, then Write Latency Set "A" should be used. When MR2 OP[6]=1 ${ }_{B}$, then Write Latency Set "B" should be used.
4) The programmed value of $n W R$ is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto precharge). It is determined by RU(tWR/tCK).
5) The programmed value of nRTP is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (auto precharge). It is determined by RU(tRTP/tCK).
6) nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.
[Table 5] Burst Sequence for READ


NOTE :

1) $\mathrm{C} 0-\mathrm{C} 1$ are assumed to be ' 0 ', and are not transmitted on the command bus.
2) The starting burst address is on 64-bit ( $4 n$ ) boundaries.
[Table 6] Burst Sequence for Write

| BL | BT | C4 | C3 | C2 | C1 | CO | Burst Cycle Number and Burst Address Sequence |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 |
| 16 | seq | V | 0 | 0 | 0 | 0 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 32 | seq | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F |

NOTE :

1) $C 0-C 1$ are assumed to be ' 0 ', and are not transmitted on the command bus.
2) The starting address is on 256-bit (16n) boundaries for Burst length 16.
3) The starting address is on 512-bit (32n) boundaries for Burst length 32 .
4) C2-C3 shall be set to ' 0 ' for all Write operations.

MR2_Device Feature 2 (MA<7:0> = 02 ${ }_{H}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WR Lev | WLS | WL |  |  |  | RL |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| RL (Read latency) |  | OP[2:0] | RL \& nRTP for DBI-RD Disabled (MR3 OP[6] $=\mathbf{0}_{\mathrm{B}}$ ) $\begin{aligned} & \mathbf{0 0 0}_{\mathrm{B}}: R L=6, n R T P=8 \text { (Default) } \\ & \mathbf{0 0 1}_{\mathrm{B}}: R L=10, n R T P=8 \\ & \mathbf{0 1 0}_{\mathrm{B}}: R L=14, n R T P=8 \\ & \mathbf{0 1 1}_{\mathrm{B}}: R L=20, n R T P=8 \\ & \mathbf{1 0 0}_{\mathrm{B}}: R L=24, n R T P=10 \\ & 101_{\mathrm{B}}: R L=28, n R T P=12 \\ & 110_{\mathrm{B}}: R L=32, n R T P=14 \\ & 111_{\mathrm{B}}: R L=36, n R T P=16 \end{aligned}$ $\begin{aligned} & R L \& n R T P \text { for DBI-RD Enabled }\left(M R 3 O P[6]=1_{B}\right) \\ & \mathbf{0 0 0}_{\mathrm{B}}: R L=6, n R T P=8 \\ & 001_{\mathrm{B}}: R L=12, n R T P=8 \\ & 010_{\mathrm{B}}: R L=16, n R T P=8 \\ & 011_{\mathrm{B}}: R L=22, \mathrm{nRTP}=8 \\ & 100_{\mathrm{B}}: R L=28, n R T P=10 \\ & 101_{\mathrm{B}}: R L=32, n R T P=12 \\ & 110_{\mathrm{B}}: R L=36, n R T P=14 \\ & 111_{\mathrm{B}}: R L=40, n R T P=16 \end{aligned}$ | 1,3,4 |
| WL <br> (Write latency) | Write-only | OP[5:3] | $\left.\begin{array}{l} \mathrm{WL} \text { Set "A" (MR2 OP[6]=0 } \\ \mathrm{B} \end{array}\right)$ | 1,3,4 |
| WLS <br> (Write latency set) |  | OP[6] | $\mathbf{0}_{\mathrm{B}}$ : WL Set "A" (default) $\mathbf{1}_{\mathrm{B}}$ : WL Set "B" | 1,3,4 |
| WR Leveling |  | OP[7] | $0_{\mathrm{B}}$ : Disabled (default) $\mathbf{1}_{\mathrm{B}}$ : Enabled | 2 |

## NOTE :

1) See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR/nRTP
2) After a MRW to set the Write Leveling Enable bit $\left(O P[7]=1_{B}\right)$, the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0 ${ }_{B}$ ). No other commands are allowed until the Write Leveling Enable bit is cleared.
3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address
4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

## MR3_I/O Configuration 1 (MA<7:0> = 03 ${ }_{\mathrm{H}}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DBI-WR | DBI-RD | PDDS |  |  |  | PPRP | WR PST |
| PU-CAL |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| PU-Cal (Pull-up Calibration Point) |  | OP[0] | $\begin{aligned} & \mathbf{0}_{\mathrm{B}}: \mathrm{V}_{\mathrm{DDQ}} / 2.5 \\ & \mathbf{1}_{\mathrm{B}}: \mathrm{V}_{\mathrm{DDQ}} / 3 \text { (default) } \end{aligned}$ | 1,4 |
| WR PST <br> (WR Post-Amble Length) |  | OP[1] | $\mathbf{0}_{\mathrm{B}}$ : WR Post-amble $=0.5 \times$ tCK (default) <br> $\mathbf{1}_{\mathrm{B}}:$ WR Post-amble $=1.5 \times \mathrm{tCK}$ (Vendor specific function) | 2,3,5 |
| Post Package Repair Protection |  | OP[2] | $\mathbf{0}_{\mathbf{B}}$ : PPR protection disabled (default) <br> $\mathbf{1}_{\mathrm{B}}$ : PPR protection enabled | 6 |
| PDDS (Pull-Down Drive Strength) | Write-only | OP[5:3] | $\begin{aligned} & 000_{\mathrm{B}}: \text { RFU } \\ & 001_{\mathrm{B}}: \text { RZQ/1 } \\ & 010_{\mathrm{B}}: \text { RZQ/2 } \\ & 011_{\mathrm{B}}: \text { RZQ/3 } \\ & 100_{\mathrm{B}}: \text { RZQ/4 } \\ & 101_{\mathrm{B}}: \text { RZQ/5 } \\ & 110_{\mathrm{B}}: \text { RZQ/6 (default) } \\ & 111_{\mathrm{B}}: \text { Reserved } \end{aligned}$ | 1,2,3 |
| DBI-RD <br> (DBI-Read Enable) |  | OP[6] | $\mathbf{0}_{\mathrm{B}}$ : Disabled (default) <br> $\mathbf{1}_{\mathrm{B}}$ : Enabled | 2,3 |
| DBI-WR <br> (DBI-Write Enable) |  | OP[7] | $\mathbf{0}_{\mathrm{B}}$ : Disabled (default) <br> $\mathbf{1}_{\mathrm{B}}$ : Enabled | 2,3 |

## NOTE :

1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
4) For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command
5) Refer to the supplier data sheet for vender specific function. $1.5 \times t \mathrm{CK}$ apply $>1.6 \mathrm{GHz}$ clock.
6) If MR3 OP[2] is set to 1 b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0 b by a power on reset MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].

MR4_Refresh rate (MA<7:0> $=04_{H}$ )

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| TUF | Thermal Offset | PPRE | SR Abort | Refresh Rate |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Refresh Rate | Read-only | OP[2:0] | $\mathbf{0 0 0}_{\mathrm{B}}$ : SDRAM Low temperature operating limit exceeded 001 $_{\mathrm{B}}: 4 \mathrm{x}$ refresh <br> $010^{010}$ : $2 x$ refresh <br> $011_{\mathrm{B}}$ : 1 x refresh (default) <br> $100_{\mathrm{B}}: 0.5 \mathrm{x}$ refresh <br> $101_{\mathrm{B}}: 0.25 \mathrm{x}$ refresh, no de-rating <br> $110_{\mathrm{B}}: 0.25 \mathrm{x}$ refresh, with de-rating <br> $1111_{B}$ : SDRAM High temperature operating limit exceeded | $\begin{gathered} 1,2,3,4 \\ 7,8,9 \end{gathered}$ |
| SR Abort (Self Refresh Abort) | Write-only | OP[3] | $\mathbf{0}_{\mathrm{B}}$ : Disable (default) <br> $1_{B}$ : Enable | 9,11 |
| PPRE <br> (Post-package repair entry/exit) | Write-only | OP[4] | $\mathbf{0}_{\mathbf{B}}$ : Exit PPR mode (default) <br> $\mathbf{1}_{\mathrm{B}}$ : Enter PPR mode | 5,9 |
| Thermal Offset (Vender Specific Function) | Write-only | OP[6:5] | $\mathbf{0 0}_{\mathrm{B}}$ : No offset, $0 \sim 5^{\circ} \mathrm{C}$ gradient (default) $\mathbf{0 1}_{\mathrm{B}}: 5^{\circ} \mathrm{C}$ offset, $5 \sim 10^{\circ} \mathrm{C}$ gradient $1 \mathbf{1 0}_{\mathrm{B}}: 10^{\circ} \mathrm{C}$ offset, $10 \sim 15^{\circ} \mathrm{C}$ gradient 11 ${ }_{\mathrm{B}}$ : Reserved | 10 |
| TUF (Temperature Update Flag) | Read-only | OP[7] | $\mathbf{0}_{\mathrm{B}}$ : No change in OP[2:0] since last MR4 read (default) <br> $\mathbf{1}_{\mathrm{B}}$ : Change in OP[2:0] since last MR4 read | 6,7,8 |

NOTE :

1) The refresh rate for each MR4 OP[2:0] setting applies to tREFI, tREFIpb and tREFW. OP[2:0]=011 ${ }_{B}$ corresponds to a device temperature of $85^{\circ} \mathrm{C}$. Other values require either a longer $(2 x, 4 x)$ refresh interval at lower temperatures, or a shorter ( $0.5 x, 0.25 x$ ) refresh interval at higher temperatures. If OP[2]=1 ${ }_{\mathrm{B}}$, the device temperature is greater than $85^{\circ} \mathrm{C}$.
2) At higher temperatures $\left(>85^{\circ} \mathrm{C}\right)$, AC timing derating may be required. If derating is required the LPDDR4-SDRAM will set $\mathrm{OP}[2: 0]=110_{\mathrm{B}}$. See derating timing requirements in the AC Timing section.
3) DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
4) The device may not operate properly when $O P[2: 0]=000_{B}$ or $111_{B}$.
5) Post-package repair can be entered or exited by writing to OP[4].
6) When $O P[7]=1{ }_{B}$, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to ' 0 '.
7) $O P[7]=0_{B}$ at power-up. $O P[2: 0]$ bits are valid after initialization sequence ( Te ).
8) See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4.
9) OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
10) Refer to the supplier data sheet for vender specific function.
11) Self refresh abort feature is available for higher density devices starting with 12 Gb device.

MR5_Basic Configuration 1 (MA<7:0> = 05 ${ }_{\mathrm{H}}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LPDDR4 Manufacturer ID |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| LPDDR4 Manufacturer ID | Read-only | OP[7:0] | $\mathbf{0 0 0 0} \mathbf{0 0 0 1}_{\mathbf{B}}$ : Samsung |  |

MR6_Basic Configuration 2 (MA<7:0> = 06 ${ }_{\mathrm{H}}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Revision ID-1 |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| LPDDR4 Revision ID-1 | Read-only | OP[7:0] | $\mathbf{0 0 0 0 ~ 0 1 1 0 ~}_{\mathbf{B}}:$ G-version | 1 |

## NOTE :

1) MR6 is vendor specific.

MR7_Basic Configuration 3 (MA<7:0> = 07 ${ }_{\text {H }}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Revision ID-2 |  |  |  |  |  |  | Single <br> ended <br> mode |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :--- | :---: |
| LPDDR4 Revision ID-2 |  | OP[7:1] | $\mathbf{0 0 0 0} \mathbf{0 0 0}_{\mathbf{B}}$ | 1 |
| Single ended mode |  | OP[0] | $\mathbf{0}_{\mathbf{B}}:$ No support for Single ended mode <br> $\mathbf{1}_{\mathbf{B}}:$ Support for Single ended mode | 2 |

## NOTE :

1) MR7 is vendor specific.
2) Support for Single Ended Mode is optional. If supported, Single Ended Write DQS, Read DQS and CK can be enabled in MR51.

MR8_Basic Configuration 4 (MA<7:0> = 08 ${ }_{H}$ ) :

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Density |  |  |  |  |  | Type |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Type |  | OP[1:0] | $\mathbf{0 0}_{\mathbf{B}}$ : S16 SDRAM (16n pre-fetch) All Others: Reserved |  |
| Density | Read-only | OP[5:2] | $0000_{\mathrm{B}}: 4 \mathrm{~Gb}$ dual channel die $0001_{\mathrm{B}}$ : 6Gb dual channel die $0010_{\mathrm{B}}$ : 8Gb dual channel die $0011_{\mathrm{B}}$ : 12Gb dual channel die $0100_{\mathrm{B}}: 16 \mathrm{~Gb}$ dual channel die $0101^{\mathrm{B}}: 24 \mathrm{~Gb}$ dual channel die $0110_{\mathrm{B}}$ : 32Gb dual channel die All Others: Reserved |  |
| I/O width |  | OP[7:6] | $\mathbf{0 0}_{\mathrm{B}}$ : $\times 16$ (per channel) <br> All Others : Reserved |  |

MR9_Test Mode (MA<7:0> = 09 ${ }_{\mathrm{H}}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vendor-specific Test Register |  |  |  |  |  |  |  |

NOTE :

1) Only $00_{\mathrm{H}}$ should be written to this register.

MR10_IO Calibration (MA<7:0> $=0 A_{H}$ ):

|  | OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OPO |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | (RFU) |  |  |  |  |  | ZQ- <br> Reset |  |
| Function | Register Type | Operand |  |  |  |  | Data |  | Notes |
| ZQ-Reset | Write-only | OP[0] |  | Norma Q Re | ration |  |  |  | 1,2 |

## NOTE :

1) See ZQCal Timing Parameters for calibration latency and timing in AC Timing table.
2) If the $Z Q-p i n$ is connected to $V_{D D Q}$ through RZQ, either the $Z Q$ calibration function or default calibration (via $Z Q$-Reset) is supported. If the $Z Q$-pin is connected to $V_{S S}$, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

## MR11_ODT Feature (MA<7:0> = 0B ${ }_{H}$ ):



## NOTE :

1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

MR12_V REF (CA) Setting/Range (MA<7:0> $=0 C_{H}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (RFU) | VR-CA | $V_{\text {REF(CA) }}$ |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{V}_{\mathrm{REF}(\mathrm{CA})} \\ & \left(\mathrm{V}_{\mathrm{REF}(\mathrm{CA})} \text { Setting }\right) \end{aligned}$ | Read/Write | OP[5:0] | $\mathbf{0 0 0 0 0 0}_{\mathrm{B}}$ : <br> -- Thru . <br> $110010_{\mathrm{B}}$ : See table below <br> All Others: Reserved | $\begin{array}{\|c} 1,2,3,5 \\ , 6 \end{array}$ |
| \|VR-CA <br> ( $\mathrm{V}_{\text {REF(CA) }}$ Range) |  | OP[6] | $\mathbf{0}_{\mathrm{B}}$ : $\mathrm{V}_{\text {REF(CA) }}$ Range[0] enabled <br> $\mathbf{1}_{\mathrm{B}}: \mathrm{V}_{\text {REF(CA) }}$ Range[1] enabled (default) | $\left\lvert\, \begin{gathered} 1,2,4,5 \\ , 6 \end{gathered}\right.$ |

NOTE :

1) This register controls the $V_{\text {REF (CA) }}$ levels. Refer to Table 7, VREF Settings for Range[0] and Range[1].
2) A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to ' 0 '. See the section on MRR Operation.
3) A write to OP[5:0] sets the internal $\mathrm{V}_{\text {REF }(C A)}$ level for $\operatorname{FSP}[0]$ when MR13 OP[6]= $0_{B}$, or sets $\operatorname{FSP}[1]$ when MR13 OP[6]=1 $1_{B}$. The time required for $V_{R E F(C A)}$ to reach the set level depends on the step size from the current level to the new level. See the section on $V_{\text {REF(CA) }}$ training for more information.
4) A write to OP[6] switches the LPDDR4-SDRAM between two internal $V_{R E F(C A)}$ ranges. The range (Range[0] or Range[1]) must be selected when setting the $V_{R E F(C A)}$ register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
[Table 7] $\mathrm{V}_{\text {REF }}$ Settings for Range[0] and Range[1]

| Function | Operand | Range[0] Values (\%of $\mathrm{V}_{\mathrm{DD} 2}$ ) |  | Range[1] Values (\%of $\mathrm{V}_{\mathrm{DD2}}$ ) |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {REF }}$ <br> Settings for MR12 | OP[5:0] | $\mathbf{0 0 0 0 0 0}_{\text {B }}$ : 10.0\% | $\mathbf{0 1 1 0 1 0}_{\text {B }}$ : 20.4\% | $\mathbf{0 0 0 0 0 0}_{\text {B }}: 22.0 \%$ | $\mathbf{0 1 1 0 1 0}_{\text {B }}$ : 32.4\% |  |
|  |  | $\mathbf{0 0 0 0 0 1}_{\text {B }}: 10.4 \%$ | $\mathbf{0 1 1 0 1 1 ~}_{\text {B }}$ : 20.8\% | $\mathbf{0 0 0 0 0 1 ~}_{\text {B }}$ : $22.4 \%$ | $\mathbf{0 1 1 0 1 1 ~}_{\text {B }}$ : 32.8\% |  |
|  |  | $\mathbf{0 0 0 0 1 0}_{\mathrm{B}}$ : 10.8\% | $\mathbf{0 1 1 1 0 0}_{\text {B }}: 21.2 \%$ | $\mathbf{0 0 0 0 1 0}_{\text {B }}: 22.8 \%$ | $\mathbf{0 1 1 1 0 0}_{\text {B }}$ : 33.2\% |  |
|  |  | $\mathbf{0 0 0 0 1 1 ~}^{\text {B }}$ : 11.2\% | $\mathbf{0 1 1 1 0 1 ~}_{\text {B }}$ : $21.6 \%$ | $\mathbf{0 0 0 0 1 1 ~}_{\text {B }}$ : $23.2 \%$ | $\mathbf{0 1 1 1 0 1}_{\text {B }}: 33.6 \%$ |  |
|  |  | $\mathbf{0 0 0 1 0 0}_{\mathrm{B}}$ : 11.6\% | $\mathbf{0 1 1 1 1 0 ~}^{\text {B }}$ : 22.0\% | $\mathbf{0 0 0 1 0 0 ~}_{\text {B }}$ : 23.6\% | $\mathbf{0 1 1 1 1 0 ~}^{\text {B }}$ : 34.0\% |  |
|  |  | $\mathbf{0 0 0 1 0 1 ~}_{\text {B }}$ : 12.0\% | $\mathbf{0 1 1 1 1 1 ~}_{\text {B }}$ : $22.4 \%$ | $\mathbf{0 0 0 1 0 1 ~}_{\text {B }}$ : $24.0 \%$ | $\mathbf{0 1 1 1 1 1 ~}^{\text {B }}$ : $34.4 \%$ |  |
|  |  | $\mathbf{0 0 0 1 1 0 ~}^{\text {B }}$ : 12.4\% | $\mathbf{1 0 0 0 0 0}_{\text {B }}$ : 22.8\% | $\mathbf{0 0 0 1 1 0}_{\text {B }}$ : $24.4 \%$ | $\mathbf{1 0 0 0 0 0}_{\mathrm{B}}$ : $34.8 \%$ |  |
|  |  | $\mathbf{0 0 0 1 1 1 ~}^{\text {B }}$ : 12.8\% | $\mathbf{1 0 0 0 0 1}_{\text {B }}$ : 23.2\% | $\mathbf{0 0 0 1 1 1 ~}_{\text {B }}$ : 24.8\% | $\mathbf{1 0 0 0 0 1}_{\mathrm{B}}: 35.2 \%$ |  |
|  |  | $\mathbf{0 0 1 0 0 0}_{\text {B }}$ : 13.2\% | $\mathbf{1 0 0 0 1 0}_{\text {B }}$ : 23.6\% | $\mathbf{0 0 1 0 0 0}_{\text {B }}$ : $25.2 \%$ | $\mathbf{1 0 0 0 1 0}_{\text {B }}$ : $35.6 \%$ |  |
|  |  | $\mathbf{0 0 1 0 0 1}_{\text {B }}$ : 13.6\% | $\mathbf{1 0 0 0 1 1}_{\text {B }}$ : $24.0 \%$ | $\mathbf{0 0 1 0 0 1 ~}_{\text {B }}$ : $25.6 \%$ | $100011^{\text {B }}$ : $36.0 \%$ |  |
|  |  | $\mathbf{0 0 1 0 1 0}_{\mathrm{B}}$ : 14.0\% | $\mathbf{1 0 0 1 0 0}_{\text {B }}$ : $24.4 \%$ | $\mathbf{0 0 1 0 1 0}_{\text {B }}$ : 26.0\% | $\mathbf{1 0 0 1 0 0}_{\text {B }}$ : $36.4 \%$ |  |
|  |  | $\mathbf{0 0 1 0 1 1 ~}_{\text {B }}$ : 14.4\% | $\mathbf{1 0 0 1 0 1}_{\text {B }}$ : $24.8 \%$ | $\mathbf{0 0 1 0 1 1 ~}_{\text {B }}$ : $26.4 \%$ | $\mathbf{1 0 0 1 0 1}_{\text {B }}: 36.8 \%$ |  |
|  |  | $\mathbf{0 0 1 1 0 0 ~}_{\text {B }}$ : 14.8\% | $\mathbf{1 0 0 1 1 0}_{\text {B }}$ : $25.2 \%$ | $\mathbf{0 0 1 1 0 0 ~}_{\text {B }}$ : $26.8 \%$ | $\mathbf{1 0 0 1 1 0}_{\text {B }}$ : 37.2\% |  |
|  |  | $\mathbf{0 0 1 1 0 1 ~}_{\text {B }}: 15.2 \%$ | $100111_{\text {B }}$ : $25.6 \%$ | $\mathbf{0 0 1 1 0 1 ~}_{\text {B }}$ 27.2\% (Default) | $100111_{\text {B }}$ : $37.6 \%$ | 1,2,3 |
|  |  | $\mathbf{0 0 1 1 1 0}_{\text {B }}$ 15.6\% | $\mathbf{1 0 1 0 0 0}_{\text {B }}$ : 26.0\% | $\mathbf{0 0 1 1 1 0 ~}^{\text {B }}$ : 27.6\% | $\mathbf{1 0 1 0 0 0}_{\text {B }}$ : 38.0\% |  |
|  |  | $\mathbf{0 0 1 1 1 1 ~}_{\text {B }}$ : 16.0\% | $\mathbf{1 0 1 0 0 1}_{\text {B }}: 26.4 \%$ | $\mathbf{0 0 1 1 1 1 ~}_{\text {B }}$ : 28.0\% | $\mathbf{1 0 1 0 0 1}_{\text {B }}: 38.4 \%$ |  |
|  |  | $\mathbf{0 1 0 0 0 0}_{\text {B }}$ : 16.4\% | $\mathbf{1 0 1 0 1 0}_{\text {B }}$ : $26.8 \%$ | $\mathbf{0 1 0 0 0 0 ~}_{\text {B }}$ : $28.4 \%$ | $\mathbf{1 0 1 0 1 0}_{\mathrm{B}}$ : 38.8\% |  |
|  |  | $\mathbf{0 1 0 0 0 1}_{\text {B }}: 16.8 \%$ | $101011^{\text {B }}$ : $27.2 \%$ | $\mathbf{0 1 0 0 0 1}_{\text {B }}: 28.8 \%$ | $\mathbf{1 0 1 0 1 1}_{\text {B }}: 39.2 \%$ |  |
|  |  | $\mathbf{0 1 0 0 1 0 ~}_{\text {B }}$ : 17.2\% | $\mathbf{1 0 1 1 0 0}_{\text {B }}$ : 27.6\% | $\mathbf{0 1 0 0 1 0 ~}_{\text {B }}$ : 29.2\% | $\mathbf{1 0 1 1 0 0}_{\text {B }}: 39.6 \%$ |  |
|  |  | $\mathbf{0 1 0 0 1 1}_{\text {B }}: 17.6 \%$ | $\mathbf{1 0 1 1 0 1}_{\text {B }}: 28.0 \%$ | $\mathbf{0 1 0 0 1 1 ~}_{\text {B }}: 29.6 \%$ | $\mathbf{1 0 1 1 0 1}_{\text {B }}: 40.0 \%$ |  |
|  |  | $\mathbf{0 1 0 1 0 0}_{\text {B }}$ : 18.0\% | $\mathbf{1 0 1 1 1 0}_{\text {B }}$ : 28.4\% | $\mathbf{0 1 0 1 0 0}_{\text {B }}: 30.0 \%$ | $\mathbf{1 0 1 1 1 0}_{\text {B }}: 40.4 \%$ |  |
|  |  | $\mathbf{0 1 0 1 0 1 ~}_{\text {B }}$ : 18.4\% | $\mathbf{1 0 1 1 1 1 ~}_{\text {B }}: 28.8 \%$ | $\mathbf{0 1 0 1 0 1 ~}_{\text {B }}$ : 30.4\% | $\mathbf{1 0 1 1 1 1 ~}_{\text {B }}: 40.8 \%$ |  |
|  |  | $\mathbf{0 1 0 1 1 0}_{\text {B }}$ : 18.8\% | $\mathbf{1 1 0 0 0 0}_{\text {B }}: 29.2 \%$ | $\mathbf{0 1 0 1 1 0}_{\text {B }}: 30.8 \%$ | $\mathbf{1 1 0 0 0 0}_{\mathrm{B}}: 41.2 \%$ |  |
|  |  | $\mathbf{0 1 0 1 1 1 ~}_{\text {B }}: 19.2 \%$ | $110001^{\text {B }}$ : $29.6 \%$ | $\mathbf{0 1 0 1 1 1 ~}_{\text {B }}: 31.2 \%$ | $110001_{\text {B }}$ : 41.6\% |  |
|  |  | $\mathbf{0 1 1 0 0 0}_{\text {B }}: 19.6 \%$ | $110010^{\text {B }}$ : 30.0\% | $\mathbf{0 1 1 0 0 0}_{\text {B }}: 31.6 \%$ | $110010^{\text {B }}$ : 42.0\% |  |
|  |  | $\mathbf{0 1 1 0 0 1}_{\text {B }}: 20.0 \%$ | All Others: Reserved | $\mathbf{0 1 1 0 0 1}_{\text {B }}: 32.0 \%$ | All Others: Reserved |  |

## NOTE:

1) These values may be used for MR12 OP[5:0] to set the $V_{R E F(C A)}$ levels in the LPDDR4-SDRAM.
2) The range may be selected in the MR12 register by setting OP[6] appropriately.
3) The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.

MR13_CBT,RPT,VRO,VRCG,RRO,DM_DIS,FSP-WR, FSP-OP (MA $<7: 0>=0 D_{H}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSP-OP | FSP-WR | DMD | RRO | VRCG | VRO | RPT | CBT |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| CBT <br> (Command Bus Training) | Write-only | OP[0] | $\mathbf{0}_{\mathrm{B}}$ : Normal Operation (default) <br> $\mathbf{1}_{\mathrm{B}}$ : Command Bus Training Mode Enabled | 1 |
| RPT <br> (Read Preamble Training Mode) |  | OP[1] | $\mathbf{0}_{\mathrm{B}}$ : Disable (default) <br> $\mathbf{1}_{\mathrm{B}}$ : Enable |  |
| VRO <br> ( $\mathrm{V}_{\text {REF }}$ Output) |  | OP[2] | $\mathbf{0}_{\mathrm{B}}$ : Normal operation (default) <br> $1_{B}$ : Output the $V_{R E F(C A)}$ and $V_{R E F(D Q)}$ values on $D Q$ bits | 2 |
| VRCG <br> (VREF Current Generator) |  | OP[3] | $\mathbf{0}_{\mathrm{B}}$ : Normal operation (default) <br> $\mathbf{1}_{\mathrm{B}}: \mathrm{V}_{\text {REF }}$ fast response (high current) mode | 3 |
| RRO <br> (Refresh Rate Option) |  | OP[4] | $\mathbf{0}_{\mathrm{B}}$ : Disable codes 001 and 010 in MR4 OP[2:0] <br> $1_{\mathrm{B}}$ : Enable all codes in MR4 OP[2:0] | 4,5 |
| DMD <br> (Data Mask Disable) |  | OP[5] | $\mathbf{0}_{\mathrm{B}}$ : Data Mask Operation Enabled (default) <br> $\mathbf{1}_{\mathrm{B}}$ : Data Mask Operation Disabled | 6 |
| FSP-WR <br> (Frequency Set Point Write/Read) |  | OP[6] | $\mathbf{0}_{\mathrm{B}}$ : Frequency-Set-Point [0] (default) <br> $\mathbf{1}_{\mathrm{B}}$ : Frequency-Set-Point [1] | 7 |
| FSP-OP <br> (Frequency Set Point Operation Mode) |  | OP[7] | $\mathbf{0}_{\mathrm{B}}$ : Frequency-Set-Point [0] (default) <br> $\mathbf{1}_{\mathrm{B}}$ : Frequency-Set-Point [1] | 8 |

## NOTE :

1) A write to set $O P[0]=1_{B}$ causes the LPDDR4-SDRAM to enter the Command Bus training mode. When $O P[0]=1_{B}$ and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit $\left(O P[0]=0_{B}\right)$ and return to normal operation. See the Command Bus Training section for more information.
2) When set, the LPDDR4-SDRAM will output the $V_{R E F(C A)}$ and $V_{R E F(D Q)}$ voltages on DQ pins. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal VREF levels. The DQ pins used for $V_{\text {REF }}$ output are vendor specific.
3) When $O P[3]=1$, the $V_{\text {REF }}$ circuit uses a high-current mode to improve $V_{\text {REF }}$ settling time.
4) MR13 OP[4] RRO bit is valid only when MR0 OP[0]= $1_{B}$. For LPDDR4 devices with MR0 OP[0] $=0_{B}$, MR4 OP[2:0] bits are not dependent on MR13 OP4.
5) When $O P[4]=0_{B}$, only $001_{B}$ and $010_{B}$ in MR4 OP[2:0] are disabled. LPDDR4 devices must report $011_{\mathrm{B}}$ instead of $001_{\mathrm{B}}$ or $010_{\mathrm{B}}$ in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
6) When enabled $\left(\mathrm{OP}[5]=0_{\mathrm{B}}\right)$ data masking is enabled for the device. When disabled ( $\mathrm{OP}[5]=1_{\mathrm{B}}$ ), masked write command is illegal. See LPDDR4 Data Mask (DM) and Data Bus Inversion (DBIdc) Function in operation timing datasheet.
7) FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as $V_{R E F(C A)} \operatorname{Setting}, V_{R E F(C A)} R a n g e, V_{R E F}(D Q)$ Setting, $\mathrm{V}_{\mathrm{REF}(\mathrm{DQ})}$ Range. For more information, refer to Frequency Set Point section in operations and timing spec.
8) FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as $V_{R E F(C A)}$ Setting, $V_{R E F(C A)}$ Range, $\mathrm{V}_{\mathrm{REF}(\mathrm{DQ})}$ Setting, $\mathrm{V}_{\mathrm{REF}(\mathrm{DQ})}$ Range. For more information, refer to Frequency Set Point section in operations and timing spec.

MR14_V ${ }_{\text {REF (DQ })}$ Setting/Range (MA<7:0> $=0 \mathrm{E}_{\mathrm{H}}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (RFU) | $\mathrm{VR}(\mathrm{DQ})$ | $\mathrm{V}_{\text {REF(DQ })}$ |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {REF(DQ) }}$ <br> ( $\mathrm{V}_{\mathrm{REF}(\mathrm{DQ})}$ Setting) | Read/Write | OP[5:0] | $\mathbf{0 0 0 0 0 0}_{\mathrm{B}}$ : <br> -- Thru . <br> $110010_{\mathrm{B}}$ : See table below <br> All Others: Reserved | $\begin{gathered} 1,2,3,5 \\ , 6 \end{gathered}$ |
| $V_{\text {REF(DQ) }}$ <br> ( $\mathrm{V}_{\mathrm{REF}(\mathrm{DQ})}$ Range) |  | OP[6] | $\mathbf{0}_{\mathbf{B}}: \mathrm{V}_{\mathrm{REF}(\mathrm{DQ})}$ Range [0] enabled <br> $\mathbf{1}_{\mathrm{B}}: \mathrm{V}_{\mathrm{REF}(\mathrm{DQ})}$ Range [1] enabled (default) | $\begin{gathered} 1,2,4,5 \\ , 6 \end{gathered}$ |

NOTE:

1) This register controls the $V_{R E F(D Q)}$ levels for Frequency-Set-Point[1:0]. Values from either $V R(D Q)[0]$ or $V R(D Q)[1]$ may be selected by setting $O P[6]$ appropriately.
2) A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to ' 0 '. See the section on MRR Operation.
3) A write to $O P[5: 0]$ sets the internal $V_{R E F(D Q)}$ level for $\operatorname{FSP}[0]$ when MR13 OP[6]=0 $0_{B}$, or sets $\operatorname{FSP}[1]$ when MR13 OP[6]=1 $1_{B}$. The time required for $V_{R E F(D Q)}$ to reach the set level depends on the step size from the current level to the new level. See the section on $V_{R E F(D Q)}$ training for more information.
4) A write to OP[6] switches the LPDDR4-SDRAM between two internal $V_{R E F(D Q)}$ ranges. The range (Range[0] or Range[1]) must be selected when setting the $V_{R E F(D Q)}$ register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
[Table 8] VREF Settings for Range[0] and Range[1]

| Function | Operand | Range[0] Values (\%of VDDQ) |  | Range[1] Values (\%of VDDQ) |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VREF Settings for MR14 | OP[5:0] | $\mathbf{0 0 0 0 0 0}_{\mathrm{B}}: 10.0 \%$ | $\mathbf{0 1 1 0 1 0}_{\text {B }}$ 20.4\% | $\mathbf{0 0 0 0 0 0}_{\text {B }}$ : $22.0 \%$ | $\mathbf{0 1 1 0 1 0}_{\text {B }}: 32.4 \%$ |  |
|  |  | $\mathbf{0 0 0 0 0 1}_{\mathrm{B}}: 10.4 \%$ | $\mathbf{0 1 1 0 1 1}_{\text {B }}: 20.8 \%$ | $\mathbf{0 0 0 0 0 1 ~}_{\text {B }}: 22.4 \%$ | $\mathbf{0 1 1 0 1 1 ~}_{\text {B }}: 32.8 \%$ |  |
|  |  | $\mathbf{0 0 0 0 1 0}_{\mathrm{B}}$ : 10.8\% | $\mathbf{0 1 1 1 0 0}_{\text {B }}$ : $21.2 \%$ | $\mathbf{0 0 0 0 1 0}_{\text {B }}$ : $22.8 \%$ | $\mathbf{0 1 1 1 0 0}_{\text {B }}: 33.2 \%$ |  |
|  |  | $\mathbf{0 0 0 0 1 1 ~}_{\text {B }}: 11.2 \%$ | $\mathbf{0 1 1 1 0 1}_{\text {B }}$ : $21.6 \%$ | $\mathbf{0 0 0 0 1 1 ~}^{\text {B }}$ : $23.2 \%$ | $\mathbf{0 1 1 1 0 1}_{\text {B }}: 33.6 \%$ |  |
|  |  | $\mathbf{0 0 0 1 0 0}_{\mathrm{B}}$ : 11.6\% | $\mathbf{0 1 1 1 1 0 ~}^{\text {B }}$ : $22.0 \%$ | $\mathbf{0 0 0 1 0 0}_{\text {B }}$ : $23.6 \%$ | $\mathbf{0 1 1 1 1 0 ~}^{\text {B }}$ : 34.0\% |  |
|  |  | $\mathbf{0 0 0 1 0 1}_{\text {B }}$ : 12.0\% | $\mathbf{0 1 1 1 1 1 ~}_{\text {B }}$ : $22.4 \%$ | $\mathbf{0 0 0 1 0 1}_{\text {B }}: 24.0 \%$ | $\mathbf{0 1 1 1 1 1 ~}^{\text {B }}$ : $34.4 \%$ |  |
|  |  | $\mathbf{0 0 0 1 1 0}_{\text {B }}$ : 12.4\% | $\mathbf{1 0 0 0 0 0}_{\text {B }}$ : $22.8 \%$ | $\mathbf{0 0 0 1 1 0}_{\text {B }}$ : 24.4\% | $\mathbf{1 0 0 0 0 0}_{\text {B }}$ : 34.8\% |  |
|  |  | $\mathbf{0 0 0 1 1 1 ~}^{\text {B }}$ : 12.8\% | $\mathbf{1 0 0 0 0 1}_{\text {B }}$ : 23.2\% | $\mathbf{0 0 0 1 1 1 ~}_{\text {B }}$ : 24.8\% | $\mathbf{1 0 0 0 0 1}_{\text {B }}$ : 35.2\% |  |
|  |  | $\mathbf{0 0 1 0 0 0}_{\mathrm{B}}$ : 13.2\% | $\mathbf{1 0 0 0 1 0}_{\text {B }}$ : $23.6 \%$ | $\mathbf{0 0 1 0 0 0}_{\text {B }}$ : $25.2 \%$ | $\mathbf{1 0 0 0 1 0}_{\text {B }}$ : 35.6\% |  |
|  |  | $\mathbf{0 0 1 0 0 1}_{\text {B }}: 13.6 \%$ | $\mathbf{1 0 0 0 1 1}_{\text {B }}: 24.0 \%$ | $\mathbf{0 0 1 0 0 1}_{\text {B }}$ : $25.6 \%$ | $100011^{\text {B }}$ : $36.0 \%$ |  |
|  |  | $\mathbf{0 0 1 0 1 0}_{\text {B }}$ : 14.0\% | $\mathbf{1 0 0 1 0 0}_{\text {B }}$ : 24.4\% | $\mathbf{0 0 1 0 1 0}_{\text {B }}: 26.0 \%$ | $\mathbf{1 0 0 1 0 0}_{\text {B }}$ : 36.4\% |  |
|  |  | $\mathbf{0 0 1 0 1 1 ~}_{\text {B }}$ : 14.4\% | $\mathbf{1 0 0 1 0 1}_{\text {B }}$ : $24.8 \%$ | $\mathbf{0 0 1 0 1 1 ~}_{\text {B }}$ : $26.4 \%$ | $\mathbf{1 0 0 1 0 1}_{\text {B }}$ : $36.8 \%$ |  |
|  |  | $\mathbf{0 0 1 1 0 0}_{\mathrm{B}}: 14.8 \%$ | $\mathbf{1 0 0 1 1 0}_{\text {B }}$ : 25.2\% | $\mathbf{0 0 1 1 0 0 ~}_{\text {B }}: 26.8 \%$ | $\mathbf{1 0 0 1 1 0}_{\text {B }}: 37.2 \%$ | 1,23 |
|  |  | $\mathbf{0 0 1 1 0 1}_{\text {B }}: 15.2 \%$ | $\mathbf{1 0 0 1 1 1}_{\text {B }}: 25.6 \%$ | $\mathbf{0 0 1 1 0 1}_{\text {B }}: 27.2 \%$ (Default) | $\mathbf{1 0 0 1 1 1}_{\mathrm{B}}: 37.6 \%$ | 1,2,3 |
|  |  | $\mathbf{0 0 1 1 1 0}_{\text {B }}: 15.6 \%$ | $\mathbf{1 0 1 0 0 0}_{\text {B }}$ : 26.0\% | $\mathbf{0 0 1 1 1 0 ~}_{\text {B }}: 27.6 \%$ | $\mathbf{1 0 1 0 0 0}_{\text {B }}: 38.0 \%$ |  |
|  |  | $\mathbf{0 0 1 1 1 1 ~}_{\text {B }}$ : 16.0\% | $\mathbf{1 0 1 0 0 1}_{\text {B }}$ 26.4\% | $\mathbf{0 0 1 1 1 1 ~}_{\text {B }}$ : 28.0\% | $\mathbf{1 0 1 0 0 1}_{\text {B }}$ : 38.4\% |  |
|  |  | $\mathbf{0 1 0 0 0 0}_{\text {B }}: 16.4 \%$ | $\mathbf{1 0 1 0 1 0}_{\text {B }}$ : $26.8 \%$ | $\mathbf{0 1 0 0 0 0}_{\text {B }}: 28.4 \%$ | $\mathbf{1 0 1 0 1 0}_{\text {B }}: 38.8 \%$ |  |
|  |  | $\mathbf{0 1 0 0 0 1}_{\text {B }}: 16.8 \%$ | $\mathbf{1 0 1 0 1 1}_{\text {B }}$ : 27.2\% | $\mathbf{0 1 0 0 0 1 ~}_{\text {B }}: 28.8 \%$ | $\mathbf{1 0 1 0 1 1}_{\text {B }}: 39.2 \%$ |  |
|  |  | $\mathbf{0 1 0 0 1 0}_{\text {B }}: 17.2 \%$ | $\mathbf{1 0 1 1 0 0}_{\text {B }}$ : 27.6\% | $\mathbf{0 1 0 0 1 0}_{\text {B }}: 29.2 \%$ | $\mathbf{1 0 1 1 0 0}_{\text {B }}: 39.6 \%$ |  |
|  |  | $\mathbf{0 1 0 0 1 1 ~}_{\text {B }}$ : 17.6\% | $\mathbf{1 0 1 1 0 1}_{\text {B }}$ : 28.0\% | $\mathbf{0 1 0 0 1 1 ~}_{\text {B }}$ : 29.6\% | $\mathbf{1 0 1 1 0 1}_{\text {B }}: 40.0 \%$ |  |
|  |  | $\mathbf{0 1 0 1 0 0}_{\text {B }}$ : 18.0\% | $\mathbf{1 0 1 1 1 0}_{\text {B }}$ : 28.4\% | $\mathbf{0 1 0 1 0 0}_{\text {B }}: 30.0 \%$ | $\mathbf{1 0 1 1 1 0}_{\text {B }}: 40.4 \%$ |  |
|  |  | $\mathbf{0 1 0 1 0 1}_{\text {B }}$ : 18.4\% | $\mathbf{1 0 1 1 1 1 ~}^{\text {B }}$ : $28.8 \%$ | 010101B $: 30.4 \%$ | $101111^{\text {B }}$ : 40.8\% |  |
|  |  | $\mathbf{0 1 0 1 1 0}_{\text {B }}: 18.8 \%$ | $\mathbf{1 1 0 0 0 0}_{\text {B }}: 29.2 \%$ | $\mathbf{0 1 0 1 1 0}_{\text {B }}: 30.8 \%$ | $110000_{\text {B }}$ : 41.2\% |  |
|  |  | $\mathbf{0 1 0 1 1 1 ~}_{\text {B }}: 19.2 \%$ | $\mathbf{1 1 0 0 0 1}_{\text {B }}$ : 29.6\% | $\mathbf{0 1 0 1 1 1}_{\text {B }}: 31.2 \%$ | $\mathbf{1 1 0 0 0 1}_{\text {B }}: 41.6 \%$ |  |
|  |  | $\mathbf{0 1 1 0 0 0}_{\text {B }}: 19.6 \%$ | $110010^{\text {B }}$ : 30.0\% | $\mathbf{0 1 1 0 0 0}_{\text {B }}: 31.6 \%$ | $110010^{\text {B }}$ : 42.0\% |  |
|  |  | $\mathbf{0 1 1 0 0 1}_{\text {B }}: 20.0 \%$ | All Others: Reserved | $\mathbf{0 1 1 0 0 1}_{\text {B }}: 32.0 \%$ | All Others: Reserved |  |

## NOTE:

1) These values may be used for MR14 OP[5:0] to set the $\mathrm{V}_{\text {REF(DQ) }}$ levels in the LPDDR4-SDRAM.
2) The range may be selected in the MR14 register by setting OP[6] appropriately.
3) The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.

MR15_Lower-Byte Invert for DQ Calibration (MA<7:0> = 0F $F_{H}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Lower-Byte Invert Register for DQ Calibration |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Lower-Byte Invert for DQ Calibration | Write-only | OP[7:0] | The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane: <br> $\mathbf{0}_{\mathbf{B}}$ : Do not invert <br> $\mathbf{1}_{\mathbf{B}}$ : Invert the DQ Calibration patterns in MR32 and MR40 <br> Default value for OP[7:0]=55 H | 1,2,3 |

## NOTE :

1) This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101 ${ }_{B}$, then the DQ Calibration patterns transmitted on $\operatorname{DQ}[7,6,5,3,1]$ will not be inverted, but the DQ Calibration patterns transmitted on $\operatorname{DQ}[4,2,0$ ] will be inverted.
2) $\operatorname{DMI}[0]$ is not inverted, and always transmits the "true" data contained in MR32/MR40.
3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].
[Table 9] MR15 Invert Register Pin Mapping

| PIN | DQ0 | DQ1 | DQ2 | DQ3 | DMI0 | DQ4 | DQ5 | DQ6 | DQ7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MR15 | OP0 | OP1 | OP2 | OP3 | NO-Invert | OP4 | OP5 | OP6 | OP7 |

MR16_PASR_Bank Mask (MA<7:0> = 010 $\mathbf{H}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PASR Bank Mask |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Bank [7:0] Mask | Write-only | OP[7:0] | $\mathbf{0}_{\mathrm{B}}:$ Bank Refresh Enabled (default) : Unmasked <br> $\mathbf{1}_{\mathrm{B}}:$ Bank Refresh disabled : Masked |  |


| OP | Bank Mask | 8-Bank SDRAM |
| :---: | :---: | :---: |
| 0 | XXXXXXX1 | Bank 0 |
| 1 | XXXXXX1X | Bank 1 |
| 2 | XXXXX1XX | Bank 2 |
| 3 | XXXX1XXX | Bank 3 |
| 4 | $X X X 1 X X X X$ | Bank 4 |
| 5 | XX1XXXXX | Bank 5 |
| 6 | X1XXXXXX | Bank 6 |
| 7 | $1 X X X X X X X$ | Bank 7 |

## NOTE :

1) When a mask bit is asserted ( $O P[n]=1$ ), refresh to that bank is disabled.
2) PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.

MR17_PASR Segment Mask (MA<7:0> = 011 $\boldsymbol{H}$ ): for $\mathbf{x 1 6}$ mode

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PASR Segment Mask |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :--- | :---: |
| PASR Segment Mask | Write-only | OP[7:0] | $\mathbf{0}_{\mathrm{B}}:$ Segment Refresh enabled (default) <br> $\mathbf{1}_{\mathrm{B}}:$ Segment Refresh disabled |  |


| Segment | OP | Segment Mask | $\overline{2 G b}$ <br> per channel | $\begin{gathered} \text { 3Gb } \\ \text { per channel } \end{gathered}$ | 4Gb per channel | $\overline{6 G b}$ per channel | $\begin{gathered} \hline \text { 8Gb } \\ \text { per channel } \end{gathered}$ | 12Gb per channel | 16Gb per channel |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R13:11 | R14:12 | R14:12 | R15:13 | R15:13 | R16:14 | R16:14 |
| 0 | 0 | XXXXXXX1 | 000 ${ }_{\text {B }}$ |  |  |  |  |  |  |
| 1 | 1 | XXXXXX1X | $0001_{\text {B }}$ |  |  |  |  |  |  |
| 2 | 2 | XXXXX1XX | $010^{\text {B }}$ |  |  |  |  |  |  |
| 3 | 3 | XXXX1XXX | 011 ${ }_{\text {B }}$ |  |  |  |  |  |  |
| 4 | 4 | XXX1XXXX | $100{ }_{\text {B }}$ |  |  |  |  |  |  |
| 5 | 5 | XX1XXXXX | $101^{\text {B }}$ |  |  |  |  |  |  |
| 6 | 6 | X1XXXXXX | $110_{\text {B }}$ | Not Allowed | $110_{\text {B }}$ | Not Allowed | $110_{\text {B }}$ | Not Allowed | $110_{\text {B }}$ |
| 7 | 7 | 1XXXXXXX | $1111^{\text {B }}$ |  | $1111^{\text {B }}$ |  | $1111^{\text {B }}$ |  | $111{ }_{B}$ |

## NOTE :

1) This table indicates the range of row addresses in each masked segment. " $X$ " is don't care for a particular segment.
2) PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual channel devices.
3) For $3 \mathrm{~Gb}, 6 \mathrm{~Gb}$ and 12 Gb per channel densities, OP[7:6] must always be LOW ( $=00 \mathrm{~B}$ ).

MR18_IT-LSB (MA<7:0> = 12 ${ }_{H}$ ) :

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DQS Oscillator Count-LSB |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :--- | :---: | :---: | :---: | :---: |
| DQS Oscillator <br> (WR Training DQS <br> Oscillator) | Read-only | OP[7:0] | $0-255$ LSB DRAM DQS Oscillator Count | $1,2,3$ |

## NOTE :

1) MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

MR19_IT-MSB (MA<7:0> = 13 ${ }_{\mathrm{H}}$ ) :

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DQS Oscillator Count-MSB |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :--- | :---: | :---: | :---: | :---: |
| DQS Oscillator <br> (WR Training DQS <br> Oscillator) | Read-only | OP[7:0] | $0-255$ MSB DRAM DQS Oscillator Count | $1,2,3$ |

[^1]2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

MR20_Upper-Byte Invert for DQ Calibration (MA<7:0> = 14H) :

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Upper-Byte Invert Register for DQ Calibration |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data <br> Upper-Byte Invert <br> for DQ Calibration Write-only | OP[7:0] |
| :---: | :---: | :---: | :--- | :---: |

NOTE:

1) This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on $\mathrm{DQ}[15,14,13,11,9]$ will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.
2) DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.
3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].
[Table 10] MR20 Invert Register Pin Mapping

| PIN | DQ8 | DQ9 | DQ10 | DQ11 | DM11 | DQ12 | DQ13 | DQ14 | DQ15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MR20 | OP0 | OP1 | OP2 | OP3 | NO-Invert | OP4 | OP5 | OP6 | OP7 |

MR21_(RFU) (MA<7:0> = 015 ${ }_{\mathrm{H}}$ ):

MR22_ODT Feature ( $\mathrm{MA}<7: 0>=16_{\mathrm{H}}$ ):


## NOTE :

1) All values are "typical".
2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address
3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
4) When $O P[3]=1_{B}$, then the CK signals will be terminated to the value set by MR11 OP[6:4] regardless of the state of the ODT_CA bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CK is not, allowing CK to terminate on all DRAMs.
5) When $\operatorname{OP}[4]=1_{B}$, then the CS signal will be terminated to the value set by MR11 OP[6:4] regardless of the state of the ODT_CA bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CS is not, allowing CS to terminate on all DRAMs.
6) For system configurations where the CK, CS, and CA signals are shared between packages, the package design should provide for the ODT_CA ball to be bonded on the system board outside of the memory package. This provides the necessary control of the ODT function for all die with shared Command Bus signals.
7) When $\mathrm{OP}[5]=0 \mathrm{O}_{\mathrm{B}}, \mathrm{CA}[5: 0]$ will terminate when the ODT_CA bond pad is HIGH and MR11 OP[6:4] is VALID, and disables termination when ODT_CA is LOW or MR11-OP[6:4] is disabled. When $O P[5]=1_{B}$, termination for $C A[5: 0]$ is disabled, regardless of the state of the ODT_CA bond pad or MR11 OP[6:4].
8) To ensure proper operation in a multi-rank configuration, when CA, CK or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including Active Self-refresh, Self-refresh Power-down, Active Power-down and Precharge Powerdown.

MR23_DQS Interval Timer Run Time (MA<7:0> = 17 $\mathbf{H}_{\mathrm{H}}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DQS interval timer run time setting |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| DQS interval timer run time | Write-only | OP[7:0] | $\mathbf{0 0 0 0 0 0 0 0}_{\mathbf{B}}$ : DQS interval timer stop via MPC Command (Default) $\mathbf{0 0 0 0 0 0 0 1}_{\mathbf{B}}$ : DQS timer stops automatically at $16^{\text {th }}$ clocks after timer start $\mathbf{0 0 0 0 0 0 0 1 0}_{\mathbf{B}}$ : DQS timer stops automatically at $32^{\text {nd }}$ clocks after timer start $00000011_{\mathrm{B}}$ : DQS timer stops automatically at $48^{\text {th }}$ clocks after timer start $\mathbf{0 0 0 0 0 1 0 0}_{\mathrm{B}}$ : DQS timer stops automatically at $64^{\text {th }}$ clocks after timer start $\qquad$ Thru $\qquad$ <br> $\mathbf{0 0 1 1 1 1 1 1 ~}_{\mathbf{B}}$ : DQS timer stops automatically at $(63 X 16)^{\text {th }}$ clocks after timer start 01XXXXXX ${ }_{B}$ : DQS timer stops automatically at $2048^{\text {th }}$ clocks after timer start $10 \times X X X X X_{B}$ : DQS timer stops automatically at $4096^{\text {th }}$ clocks after timer start $11 \times \mathbf{X X X X X} \mathbf{B}$ : DQS timer stops automatically at $8192^{\text {nd }}$ clocks after timer start | 1,2 |

NOTE :

1) MPC command with $O P[6: 0]=1001101_{B}$ (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] $=00000000_{B}$.
2) MPC command with $O P[6: 0]=1001101_{B}$ (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

MR24_TRR (MA<7:0> = 18 H $_{\text {H }}$ :

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRR <br> Mode | TRR mode BAn |  |  | Unlim- <br> ited MAC | MAC Value |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| MAC Value | Read-only | OP[2:0] | $\begin{aligned} & \mathbf{0 0 0}_{\mathrm{B}}: \text { Unknown when bit OP3 = }={ }^{1)} \\ & \quad \text { Unlimited when bit OP3=1 } \\ & \\ & \mathbf{0 0 1} \\ & \mathbf{0 0}: 700 \mathrm{~K} \\ & \mathbf{0 1 0} \\ & \mathbf{B}: 600 \mathrm{~K} \\ & \mathbf{0 1 1} \\ & \mathbf{B}: 500 \mathrm{~K} \\ & 100_{\mathrm{B}}: 400 \mathrm{~K} \\ & 101_{\mathrm{B}}: 300 \mathrm{~K} \\ & 110_{\mathrm{B}}: 200 \mathrm{~K} \\ & 111_{\mathrm{B}}: \text { Reserved } \end{aligned}$ |  |
| Unlimited MAC |  | OP[3] | $\mathbf{0}_{\mathrm{B}}$ : OP[2:0] define MAC value <br> $\mathbf{1}_{\mathrm{B}}$ : Unlimited MAC value ${ }^{2)}$, 3) |  |
| TRR Mode BAn | Write-only | OP[6:4] | $\mathbf{0 0 0}_{\mathrm{B}}$ : Bank 0 $\mathbf{0 0 1}_{\mathrm{B}}$ : Bank 1 $\mathbf{0 1 0}_{\mathrm{B}}$ : Bank 2 011 ${ }^{\text {B }}$ : Bank 3 $\mathbf{1 0 0}_{\mathrm{B}}$ : Bank 4 101 $_{\mathrm{B}}$ : Bank 5 110 ${ }^{\text {B }}$ : Bank 6 1118: Bank 7 |  |
| TRR Mode |  | OP[7] | $\mathbf{0}_{\mathrm{B}}$ : Disabled (default) <br> $\mathbf{1}_{\mathrm{B}}$ : Enabled |  |

[^2]
## MR25_PPR Resources (MA<7:0> = 19H):

Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bank 7 | Bank 6 | Bank 5 | Bank 4 | Bank 3 | Bank 2 | Bank 1 | Bank 0 |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| PPR Resource | Read-only | OP[7:0] | $\mathbf{0}_{\mathrm{B}}:$ PPR Resource is not available <br> $\mathbf{1}_{\mathrm{B}}:$ PPR Resource is available |  |

MR26-29_(RFU) (MA<7:0> = 1A $\left.A_{H}-1 D_{H}\right)$ :
MR30_Reserved for Testing (MA<7:0> = 1E $\mathrm{E}_{\mathrm{H}}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Valid 0 or 1 |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :--- | :---: |
| SDRAM will ignore | Write-only | OP[7:0] | Don't care | 1 |

## NOTE :

1) This register is reserved for testing purposes. The logical data values written to $O P[7: 0]$ shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

MR31_(RFU) (MA<7:0> = 1F $\mathrm{H}_{\mathrm{H}}$ ):
MR32_DQ Calibration Pattern $A\left(M A<7: 0>=\mathbf{2 0}_{H}\right)$ :

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DQ Calibration Pattern "A" (default $=5 A_{H}$ ) |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Return DQ Calibration Pattern MR32 + MR40 | Write | OP[7:0] | $X_{B}$ : An MPC command with OP[6:0]=1000011 ${ }_{B}$ causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern " $5 A_{H}$ " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information) |  |

MR33:38_(Do Not Use) (MA<7:0> $\left.=21_{H}-26_{H}\right)$ :
MR39_Reserved for Testing (MA<7:0> = 27 ${ }_{H}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Valid 0 or 1 |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| SDRAM will ignore | Write-only | OP[7:0] | Don't care | 1 |

## NOTE :

1) This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

## MR40_DQ Calibration Pattern B (MA<7:0>=28 $\mathbf{H}_{\mathrm{H}}$ ):

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DQ Calibration Pattern "B" (default $=3 \mathrm{C}_{\mathrm{H}}$ ) |  |  |  |  |  |  |  |


| Function | Register Type | Operand | Data |
| :---: | :---: | :---: | :--- |
| Return DQ Calibration <br> Pattern MR32 + MR40 | Write-only | OP[7:0] | $\mathbf{X}_{\mathbf{B}}:$ A default pattern "3C ${ }_{H}$ " is loaded at power-up or RESET, or the pattern may <br> be overwritten with a MRW to this register. <br> See MR32,for more information. |

## NOTE :

1) The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is $27_{\mathrm{H}}$, then the first bit transmitted with be a ' 1 ', followed by ' 1 ', ' 1 ', ' 0 ', ' 0 ', ' 1 ', ' 0 ', and ' 0 '. The bit stream will be $00100111_{B}$.
2) MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR22 for more information. Data is never inverted on the DMI[1:0] pins.
3) The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3 OP[6].
4) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3 OP[6].

MR41:47_(Do Not Use)(MA<7:0> $=\mathbf{2 9}_{\mathrm{H}} \mathbf{2 F}_{\mathrm{H}}$ ):
MR48:50_(RFU) (MA<7:0> = 30 ${ }_{\mathrm{H}}-\mathbf{3 2}_{\mathrm{H}}$ ) :

MR51_Single Ended RDQS, WDQS, Clock (MA<7:0> = 33 ${ }_{H}$ ) :

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (RFU) |  |  |  |  |  |  | Single <br> ended <br> Clock |
| Cingle | Single <br> ended <br> WDQS | ended <br> RDQS | (RFU) |  |  |  |  |


| Function | Register Type | Operand | Data | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Single ended RDQS | Write-only | OP[1] | $\mathbf{0}_{\mathbf{B}}$ : Differential Read DQS (Default) <br> $\mathbf{1}_{\mathbf{B}}$ : Single ended Read DQS | $\begin{gathered} 1,2,3,4 \\ , 5, \end{gathered}$ |
| Single ended WDQS |  | OP[2] | $\mathbf{0}_{\mathrm{B}}$ : Differential Write DQS (Default) <br> $1_{\mathrm{B}}$ : Single ended Write DQS | $\begin{gathered} 1,2,3,4 \\ , 6 \end{gathered}$ |
| Single ended Clock |  | OP[3] | $\mathbf{0}_{\mathbf{B}}$ : Differential Clock (Default), CK_t /CK_c <br> $\mathbf{1}_{\mathrm{B}}$ : Single ended Clock, Only CK_t | $\begin{gathered} 1,2,3,4 \\ , 7 \end{gathered}$ |

## NOTE :

1) The features described in MR51 are optional. Please check the vendor for the availability.
2) Device support for single ended mode features (MR51 OP[3:1]) is indicated in MRO OP[5]
3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1 . The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
5) When single ended RDQS mode is enabled (MR51 OP[1] $=1_{\mathrm{b}}$ ), DRAM drives Read DQSB low or Hi-Z.
6) When single ended WDQS mode is enabled (MR51 OP[2] $=1_{b}$ ), Write DQSB is required to be at a valid logic level. A valid Write DQSB signal will meet this requirement.
7) When single ended Clock mode is enabled (MR51 OP[3] $=1_{b}$ ), CK_c is required to be the valid level required to be at a valid logic level. A valid CK_c signal will meet this requirement.

When DRAM is operating with single-ended mode, both CLKB and write DQSB shall be on "Low" state at all times whereas read DQSB is always on "HiZ" state. Refer to the table below.

|  |  | Differential Mode | Single-Ended Mode |
| :---: | :---: | :---: | :---: |
| CLK | CLK | Valid | Valid |
|  | CLKB | Valid | 0 |
| Write | DQS | Valid | Valid |
|  | DQSB | Valid | 0 |
| Read | DQS | Valid | Valid |
| DQS | DQSB | Valid | Hi-Z |

MR52:63_(RFU) $\left(\right.$ MA $\left.<7: 0>=34_{H}-3 F_{H}\right)$ :

### 6.0 TRUTH TABLES

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4 device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue.
CKE signal has to be held High when the commands listed in the command truth table input.
[Table 11] Command truth table

|  | SDR Command Pins | SDR CA pins (6) |  |  |  |  |  |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDRAM Command | CS | CAO | CA1 | CA2 | CA3 | CA4 | CA5 | CK_t edge |  |
| Deselect (DES) | L | X |  |  |  |  |  | R1 | 1,2 |
| Multi-Purpose Command (MPC) | H | L | L | L | L | L | OP6 | R1 | 1,9 |
|  | L | OPO | OP1 | OP2 | OP3 | OP4 | OP5 | R2 |  |
| Precharge (PRE) (Per Bank, All Bank) | H | L | L | L | L | H | AB | R1 | 1,2,3,4 |
|  | L | BAO | BA1 | BA2 | V | V | V | R2 |  |
| Refresh (REF) (Per Bank, All Bank) | H | L | L | L | H | L | AB | R1 | 1,2,3,4 |
|  | L | BAO | BA1 | BA2 | V | V | V | R2 |  |
| Self Refresh Entry (SRE) | H | L | L | L | H | H | V | R1 | 1,2 |
|  | L | V |  |  |  |  |  | R2 |  |
| Write-1 (WR-1) | H | L | L | H | L | L | BL | R1 | 1,2,3,6,7,9 |
|  | L | BAO | BA1 | BA2 | V | C9 | AP | R2 |  |
| Self Refresh Exit (SRX) | H | L | L | H | L | H | V | R1 | 1,2 |
|  | L | V |  |  |  |  |  | R2 |  |
| Mask Write-1 (MWR-1) | H | L | L | H | H | L | L | R1 | 1,2,3,5,6,9 |
|  | L | BAO | BA1 | BA2 | V | C9 | AP | R2 |  |
| RFU | H | L | L | H | H | H | V | R1 | 1,2 |
|  | L | V |  |  |  |  |  | R2 |  |
| Read-1 (RD-1) | H | L | H | L | L | L | BL | R1 | 1,2,3,6,7,9 |
|  | L | BAO | BA1 | BA2 | V | C9 | AP | R2 |  |
| CAS-2 <br> (Write-2, Mask Write-2, <br> Read-2, MRR-2, MPC) | H | L | H | L | L | H | C8 | R1 | 1,8,9 |
|  | L | C2 | C3 | C4 | C5 | C6 | C7 | R2 |  |
| RFU | H | L | H | L | H | L | V | R1 | 1,2 |
|  | L | V |  |  |  |  |  | R2 |  |
| RFU | H | L | H | L | H | H | V | R1 | 1,2 |
|  | L | V |  |  |  |  |  | R2 |  |
| Mode Register Write-1 (MRW-1) | H | L | H | H | L | L | OP7 | R1 | 1,11 |
|  | L | MA0 | MA1 | MA2 | MA3 | MA4 | MA5 | R2 |  |
| Mode Register Write-2 (MRW-2) | H | L | H | H | L | H | OP6 | R1 | 1,11 |
|  | L | OP0 | OP1 | OP2 | OP3 | OP4 | OP5 | R2 |  |
| Mode Register Read-1 (MRR-1) | H | L | H | H | H | L | V | R1 | 1,2,12 |
|  | L | MAO | MA1 | MA2 | MA3 | MA4 | MA5 | R2 |  |
| RFU | H | L | H | H | H | H | V | R1 | 1,2 |
|  | L | V |  |  |  |  |  | R2 |  |
| Activate-1 (ACT-1) | H | H | L | R12 | R13 | R14 | R15 | R1 | 1,2,3,10 |
|  | L | BAO | BA1 | BA2 | V | R10 | R11 | R2 |  |
| Activate-2 (ACT-2) | H | H | H | R6 | R7 | R8 | R9 | R1 | 1,10,13 |
|  | L | R0 | R1 | R2 | R3 | R4 | R5 | R2 |  |

## NOTE:

1) All LPDDR4 commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock. Deselect command is 1 clock cycle long.
2) " $V$ " means " $H$ " or " $L$ " (a defined logic level). " $X$ " means don't care in which case $C A[5: 0]$ can be floated
3) Bank addresses BA[2:0] determine which bank is to be operated upon.
4) AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.
5) Mask Write-1 command supports only BL 16. For Mark Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
6) AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an auto-precharge will occur to the bank associated with the Write, Mask Write or Read command.
7) If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-Fly to BL=32. BL "LOW" during Write-1 " L " Read-1 command indicates that Burst Length should be set on-the-fly to $\mathrm{BL}=16$. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level " H " or "L".
8) For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO \& Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
9) Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO \& Read DQ Calibration) command must be immediately followed by CAS2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or mode register Read-1 or MPC (Only Write FIFO, Read FIFO \& Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start \& Stop DQS Oscillator, Start \& Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.
10) Activate-1 command must be immediately followed by Activate- 2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
11) MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW- 1 command must be issued first before issuing MRW-2 command.
12) MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.

### 6.1 CKE Truth Tables

[Table 12] LPDDR4 : CKE Table 1), 2), 3), 4), 8)

| Device Current State | CKE $_{\text {n-1 }}$ | CKE $_{\text {n }}$ | Command n | Operation | Device Next State | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Active Power Down | L | L | X | Maintain Active Power Down | Active Power Down |  |
|  | L | H | Deselect | Exit Active Power Down | Active | 5,6 |
| Idle Power Down | L | L | X | Maintain Idle Power Down | Idle Power Down |  |
|  | L | H | Deselect | Exit Idle Power Down | Idle | 5,6 |
| Self Refresh | L | L | X | Maintain power-down state within Self Refresh | Self Refresh |  |
|  | L | H | Deselect | Exit SREF power-down, enable command decode | Self Refresh | 5,6,7 |
|  | H | L | Deselect | Enter SREF Power-Down, disable command decode | Self Refresh | 5,7 |
|  | H | H | See Note 7 | See Note 7 | Self Refresh | 7 |
| Bank(s) Active | H | L | Deselect | Enter Active Power Down | Active Power Down | 5 |
| All Banks Idle | H | L | Deselect | Enter Idle Power Down | Idle Power Down | 5, 8 |
| Command Entry | H | H | Refer to the Command Truth Table |  |  |  |

## NOTE :

1) CKE is a strictly asynchronous input, and as such, has no relationship to CK.
2) " $X$ " means "don't care."
3) "Current State" is the state of the LPDDR4-SDRAM prior to a toggle of CKE.
4) "CKEn-1" is the logic state of CKE prior to a CKE toggle event, and "CKEn" is the state of CKE after the toggle event.
5) "Deselect" is the only valid command that can be present on the bus when CKE is toggled.
6) Power-Down exit time ( tXP ) should elapse before a command other than Deselect is issued. The clock must toggle at least twice during the tXP period, and must be stable before issuing a command.
7) When the device is in Self.Refresh, only MRR, MRW, or MPC commands are allowed. Certain restrictions apply to changing register contents via a MRW command during SREF. See MRW section for more information.
8) In the case of ODT disabled, all DQ output shall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to VSSQ.

### 6.2 State Truth Table

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all banks.
[Table 13] Current State Bank n - Command to Bank n

| Current State | Command | Operation | Next State | NOTES |
| :---: | :---: | :---: | :---: | :---: |
| Any | NOP | Continue previous operation | Current State |  |
| Idle | ACTIVATE | Select and activate row | Active |  |
|  | Refresh (Per Bank) | Begin to refresh | Refreshing (Per Bank) | 6 |
|  | Refresh (All Bank) | Begin to refresh | Refreshing (All Bank) | 7 |
|  | MRW | Write value to | MR Writing | 7 |
|  | MRR | Read value from | Idle MR Reading |  |
|  | Precharge | Deactivate row in bank or banks | Precharging | 8,13 |
| Row <br> Active | Read | Select column, and start read burst | Reading | 10 |
|  | Write | Select column, and start write burst | Writing | 10 |
|  | MRR | Read value from | Active MR Reading |  |
|  | Precharge | Deactivate row in bank or banks | Precharging | 8 |
| Reading | Read | Select column, and start new read burst | Reading | 9, 10 |
|  | Write | Select column, and start write burst | Writing | 9, 10, 11 |
| Writing | Write | Select column, and start new write burst | Writing | 9, 10 |
|  | Read | Select column, and start read burst | Reading | 9,10,12 |

NOTE :

1) The table applies when both CKEn-1 and CKEn are HIGH, and after $t_{X S R}$ or $t_{X P}$ has been met if the previous state was Self Refresh or Power Down.
2) All states and sequences not shown are illegal or reserved.
3) Current State Definitions:

- Idle: The bank or banks have been precharged, and tRP has been met.
- Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.
- Reading: A Read burst has been initiated, with Auto Precharge disabled.
- Writing: A Write burst has been initiated, with Auto Precharge disabled.

4) The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and , and according to .

- Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- Row Activating: starts with registration of an Activate command and ends when $\operatorname{RRCD}$ is met. Once $\operatorname{RRCD}$ is met, the bank will be in the 'Active' state.
- Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.
- Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.

5) The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.

- Refreshing (Per Bank): starts with registration of a Refresh (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state.
- Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.
- Idle MR Reading: starts with the registration of a MRR command and ends when $\operatorname{MMRR}$ has been met. Once tMRR has been met, the bank will be in the Idle state.
- Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
- Idle MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
- Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state.
- Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.

6) Bank-specific; requires that the bank is idle and no bursts are in progress.
7) Not bank-specific; requires that all banks are idle and no bursts are in progress.
8) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
9) A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
10) The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
11) A Write command may be applied after the completion of the Read burst; burst terminates are not permitted.
12) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.
13) If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.
[Table 14] Current State Bank n - Command to Bank m

| Current State of Bank n | Command for Bank m | Operation | Next State for Bank m | NOTES |
| :---: | :---: | :---: | :---: | :---: |
| Any | NOP | Continue previous operation | Current State of Bank m |  |
| Idle | Any | Any command allowed to Bank m | - |  |
| Row Activating, Active, or Precharging | Activate | Select and activate row in Bank m | Active | 6 |
|  | Read | Select column, and start read burst from Bank m | Reading | 7 |
|  | Write | Select column, and start write burst to Bank m | Writing | 7 |
|  | Precharge | Deactivate row in bank or banks | Precharging | 8 |
|  | MRR | Read value from | Idle MR Reading or Active MR Reading | 9,10, |
| Reading <br> (Autoprecharge disabled) | Read | Select column, and start read burst from Bank m | Reading | 7 |
|  | Write | Select column, and start write burst to Bank m | Writing | 7,12 |
|  | Activate | Select and activate row in Bank m | Active |  |
|  | Precharge | Deactivate row in bank or banks | Precharging | 8 |
| Writing/Masked Writing (Autoprecharge disabled) | Read | Select column, and start read burst from Bank m | Reading | 7,14 |
|  | Write | Select column, and start write burst to Bank m | Writing | 7 |
|  | Activate | Select and activate row in Bank m | Active |  |
|  | Precharge | Deactivate row in bank or banks | Precharging | 8 |
| Reading with Autoprecharge | Read | Select column, and start read burst from Bank m | Reading | 7,13 |
|  | Write | Select column, and start write burst to Bank m | Writing | 7,12,13 |
|  | Activate | Select and activate row in Bank m | Active |  |
|  | Precharge | Deactivate row in bank or banks | Precharging | 8 |
| Writing/Masked Writing with Autoprecharge | Read | Select column, and start read burst from Bank m | Reading | 7,13,14 |
|  | Write | Select column, and start write burst to Bank m | Writing | 7,13 |
|  | Activate | Select and activate row in Bank m | Active |  |
|  | Precharge | Deactivate row in bank or banks | Precharging | 8 |

## NOTE :

1) The table applies when both CKEn-1 and CKEn are HIGH, and after $\mathrm{t}_{\mathrm{XSR}}$ or $\mathrm{t}_{\mathrm{XP}}$ has been met if the previous state was Self Refresh or Power Down.
2) All states and sequences not shown are illegal or reserved.
3) Current State Definitions:

- Idle: The bank has been precharged, and tRP has been met.
- Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress
- Reading: A Read burst has been initiated, with Auto Precharge disabled.
- Writing: A Write burst has been initiated, with Auto Precharge disabled

4) Refresh, Self-Refresh, and Mode register Write commands may only be issued when all bank are idle.
5) The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:

- Idle MR Reading: starts with the registration of a MRR command and ends when $t_{\text {MRR }}$ has been met. Once $t_{\text {MRR }}$ has been met, the bank will be in the Idle state.
- Active MR Reading: starts with the registration of a MRR command and ends when $t_{M R R}$ has been met. Once $t_{\text {MRR }}$ has been met, the bank will be in the Active state.
- Idle MR Writing: starts with the registration of a MRW command and ends when $\mathrm{t}_{\text {MRW }}$ has been met. Once $\mathrm{t}_{\text {MRW }}$ has been met, the bank will be in the Idle state.
- Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state.

6) $t_{R R D}$ must be met between Activate command to Bank $n$ and a subsequent Activate command to Bank m. Additionally, in the case of multiple banks activated, $t_{\text {FAW }}$ must be satisfied.
7) Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
8) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
9) MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when $t_{R C D}$ is met.)
10) MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when $t_{R P}$ is met.)
11) The next state for Bank $m$ depends on the current state of Bank $m$ (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank $m$ is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon $t_{R C D}$ and $t_{R P}$ respectively.
12) A Write command may be applied after the completion of the Read burst, burst terminates are not permitted.
13) Read with auto precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions described in the Precharge \& Auto Precharge clarification table are followed.
14) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.

### 7.0 ABSOLUTE MAXIMUM DC RATINGS

Stresses greater than those listed may cause permanent damage to the device.
This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
[Table 15] Absolute Maximum DC Ratings

| Parameter | Symbol | Min | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD} 1}$ supply voltage relative to $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD} 1}$ | -0.4 | 2.1 | V |
| $\mathrm{~V}_{\mathrm{DD} 2}$ supply voltage relative to $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD} 2}$ | -0.4 | 1.5 | V |
| $\mathrm{~V}_{\mathrm{DDQ}}$ supply voltage relative to $\mathrm{V}_{\mathrm{SSQ}}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | -0.4 | 1.5 | V |
| Voltage on any ball except $\mathrm{V}_{\mathrm{DD} 1}$ relative to $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{OUT}}$ | -0.4 | 1.5 | 1 |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | -55 | 125 | ${ }^{\circ}$ |

NOTE :

1) See Power Ramp for relationships between power supplies.
2) Storage Temperature is the case surface temperature on the center/top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2 standard.

### 8.0 AC \& DC OPERATING CONDITIONS

### 8.1 Recommended DC Operating Conditions

[Table 16] Recommended DC Operating Conditions

| Symbol | DRAM | LPDDR4 |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| VDD1 | Core 1 Power | 1.70 | 1.80 | 1.95 | V | 1,2 |
| VDD2 | Core 2 Power / Input Buffer Power | 1.06 | 1.10 | 1.17 | V | 1,2,3 |
| VDDQ | I/O Buffer Power | 1.06 | 1.10 | 1.17 | V | 2,3 |

NOTE:

1) VDD1 uses significantly less current than VDD2.
2) The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20 MHz at the DRAM package ball
3) VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45 mV (peak-to-peak) from DC to 20 MHz .

### 8.2 Input Leakage Current

[Table 17] Input Leakage Current

| Parameter/Condition | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Notes |  |  |  |  |
| Input Leakage current | $\mathrm{I}_{\mathrm{L}}$ | -4 | 4 | uA |

## NOTE :

1) For CK_t, CK_c, CKE, CS, CA, ODT_CA and RESET_n. Any input $0 V \leq V I N \leq V D D 2$ (All other pins not under test $=0 V$ ).
2) $\mathrm{CA} O D \bar{T}$ is disabled for CK_t, CK_c, $\overline{C S}$, and $C A$.

### 8.3 Input/Output Leakage Current

[Table 18] Input/Output Leakage Current

| Parameter/Condition | Symbol | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input/Output Leakage current | $\mathrm{I}_{\mathrm{OZ}}$ | -5 | 5 | uA |

NOTE :

1) For DQ, DQS_t, DQS_c and DMI. Any $I / O O V \leq V_{O U T} \leq V_{D D Q}$.
2) I/Os status are disabled: High Impedance and ODT Off.

### 8.4 Operating Temperature Range

[Table 19] Operating Temperature Range

| Parameter/Condition | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Standard | $\mathrm{T}_{\text {OPER }}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |

## NOTE :

1) Operating Temperature is the case surface temperature on the center top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.
2) Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition \& Timing Diagram]) may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, $\mathrm{T}_{\text {CASE }}$ may be above $85^{\circ} \mathrm{C}$ when the temperature sensor indicates a temperature of less than $85^{\circ} \mathrm{C}$.

### 9.0 AC AND DC INPUT/OUTPUT MEASUREMENT LEVELS

### 9.1 1.1V High speed LVCMOS (HS_LLVCMOS)

### 9.1.1 Standard specifications

All voltages are referenced to ground except where noted.

### 9.1.2 DC electrical characteristics

### 9.1.2.1 LPDDR4 Input Level for CKE

This definition applies to CKE_A/B
[Table 20] LPDDR4 Input Level for CKE

| Parameter | Symbol | Min. | Max. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level (AC) | $\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}$ | $0.75 \times \mathrm{V}_{\mathrm{DD} 2}$ | $\mathrm{~V}_{\mathrm{DD} 2}+0.2$ | V | 1 |
| Input low level (AC) | $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})}$ | -0.2 | $0.25 \times \mathrm{V}_{\mathrm{DD} 2}$ | V |  |
| Input high level (DC) | $\mathrm{V}_{\mathrm{IH}(\mathrm{DC})}$ | $0.65 \times \mathrm{V}_{\mathrm{DD} 2}$ | $\mathrm{~V}_{\mathrm{DD} 2}+0.2$ | 1 |  |
| Input low level (DC) | $\mathrm{V}_{\mathrm{IL}(\mathrm{DC})}$ | -0.2 | $0.35 \times \mathrm{V}_{\mathrm{DD} 2}$ | V |  |

NOTE :

1) Refer LPDDR4 AC Over/Undershoot section.


Figure 3. LPDDR4 Input AC timing definition for CKE $\square=$ Don't Care
$1-1)$. AC level is guaranteed transition point.
1-2). DC level is hysteresis.

### 9.1.2.2 LPDDR4 Input Level for Reset_n and ODT_CA

This definition applies to Reset_n and ODT_CA.
[Table 21] LPDDR4 Input Level for Reset_n and ODT_CA

| Parameter | Symbol | Min. | Max. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level | VIH | $0.80 \times \mathrm{V}_{\mathrm{DD} 2}$ | $\mathrm{~V}_{\mathrm{DD} 2}+0.2$ | V | 1 |
| Input low level | VIL | -0.2 | $0.20 \times \mathrm{V}_{\mathrm{DD} 2}$ | V | 1 |

NOTE :

1) Refer LPDDR4 AC Over/Undershoot section.


$$
\square=\text { Don't Care }
$$

Figure 4. LPDDR4 Input AC timing definition for Reset_n and ODT_CA

### 9.1.3 AC Over/Undershoot

### 9.1.3.1 LPDDR4 AC Over/Undershoot

[Table 22] LPDDR4 AC Over/Undershoot

| Parameter | Specification |
| :--- | :---: |
| Maximum peak amplitude allowed for overshoot area. | 0.35 V |
| Maximum peak amplitude allowed for undershoot area. | 0.35 V |
| Maximum overshoot area above $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDQ}}$. | 0.8 V -ns |
| Maximum undershoot area below $\mathrm{V}_{\mathrm{SS}} / \mathrm{V}_{\text {SSQ }}$. | 0.8 V -ns |



Figure 5. AC Overshoot and Undershoot Definition for Address and Control Pins

### 9.2 Differential Input Voltage

### 9.2.1 Differential Input Voltage for CK

The minimum input voltage need to satisfy both Vindiff_CK and Vindiff_CK /2 specification at input receiver and their measurement period is 1 tCK. Vindiff _CK is the peak to peak voltage centered on 0 volts differential and Vindiff_CK / 2 is max and min peak voltage from 0 V .


Figure 6. CK Differential Input Voltage
[Table 23] CK differential input voltage

| Parameter | Symbol | Data Rate |  |  |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1600/1866 ${ }^{\text {a) }}$ |  | 2133/2400/3200 |  | 3733 |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| CK differential input voltage | Vindiff_CK | 420 | - | 380 | - | 360 | - | mV | 1 |

NOTE:

1) The peak voltage of Differential CK signals is calculated in a following equation.

Vindiff_CK = (Max Peak Voltage) - (Min Peak Voltage)
Max Peak Voltage $=\operatorname{Max}(f(t))$
Min Peak Voltage $=\operatorname{Min}(f(t))$
$f(t)=$ VCK_t - VCK_c
a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

### 9.2.2 Peak voltage calculation method

The peak voltage of Differential Clock signals are calculated in a following equation.

VIH.DIFF.Peak Voltage $=\operatorname{Max}(f(t))$
VIL.DIFF.Peak Voltage $=\operatorname{Min}(f(t))$
$f(t)=$ VCK_t - VCK_c


Time
Figure 7. Definition of differential Clock Peak Voltage
NOTE:

1) VREFCA is LPDDR4 SDRAM internal setting value by VREF Training.

### 9.2.3 Single-Ended Input Voltage for Clock

The minimum input voltage need to satisfy both Vinse_CK, Vinse_CK_High/Low specification at input receiver.


Time
Figure 8. Clock Single-Ended Input Voltage

NOTE:

1) VREFCA is LPDDR4 SDRAM internal setting value by VREF Training.
[Table 24] Clock Single-Ended input voltage

| Parameter | Symbol | Data Rate |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1600/1866 ${ }^{\text {1) }}$ |  | 2133/2400/3200 |  | 3733 |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Clock Single-Ended input voltage | Vinse_CK | 210 | - | 190 | - | 180 | - | mV |
| Clock Single-Ended input voltage High from VREFDQ | Vinse_CK_High | 105 | - | 95 | - | 90 | - | mV |
| Clock Single-Ended input voltage Low from VREFDQ | Vinse_CK_Low | 105 | - | 95 | - | 90 | - | mV |

[^3]1) The following requirements apply for DQ operating frequencies at or below 1333 Gbps for all speed bins for the first column 1600/1866.

### 9.2.4 Differential Input Slew Rate Definition for Clock

Input slew rate for differential signals (CK_t, CK_c) are defined and measured as shown in Figure 9. and the following Tables.


Time
Figure 9. Differential Input Slew Rate Definition for CK_t, CK_c
NOTE :

1) Differential signal rising edge from VILdiff_CK to VIHdiff_CK must be monotonic slope.
2) Differential signal falling edge from VIHdiff_CK to VILdiff_CK must be monotonic slope.
[Table 25] Differential Input Slew Rate Definition for CK_t, CK_c

| Description | From | To | Defined by |
| :---: | :---: | :---: | :---: |
| Differential input slew rate for rising edge (CK_t - CK_c) | VILdiff_CK | VIHdiff_CK | \|VILdiff_CK - VIHdiff_CK|/DeltaTRdiff |
| Differential input slew rate for falling edge (CK_t - CK_c) | VIHdiff_CK | VILdiff_CK | \|VILdiff_CK - VIHdiff_CK|/DeltaTFdiff |

[Table 26] Differential Input Level for CK_t, CK_c

| Parameter | Symbol | Data Rate |  |  |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1600/1866 ${ }^{\text {1) }}$ |  | 2133/2400/3200 |  | 3733 |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Differential Input High | VIHdiff_CK | 175 | - | 155 | - | 145 | - | mV |  |
| Differential Input Low | VILdiff_CK | - | -175 | - | -155 | - | -145 | mV |  |

NOTE :

1) The following requirements apply for $D Q$ operating frequencies at or below 1333 Gbps for all speed bins for the first column $1600 / 1866$.
[Table 27] Differential Input Slew Rate for CK_t, CK_c

| Parameter | Symbol | Data Rate |  |  |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1600/1866 |  | 2133/2400/3200 |  | 3733 |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Differential Input Slew Rate for Clock | SRIdiff_CK | 2 | 14 | 2 | 14 | 2 | 14 | V/ns |  |

### 9.2.5 Differential Input Cross Point Voltage for Clock

The cross point voltage of differential input signals (CK_t, CK_c) must meet the requirements in [Table 28]. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is $\mathrm{V}_{\text {REF }} \mathrm{CA}$.


Time
Figure 10. Vix Definition (Clock)
NOTE:
DRAM internal setting value by VREF Training.
[Table 28] Cross point voltage for differential input signals (Clock)

| Parameter | Symbol | Data Rate |  |  |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1600/1866 ${ }^{\text {a) }}$ |  | 2133/2400/3200 |  | 3733 |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Clock Differential input cross point voltage ratio | Vix_CK_ratio | - | 25 | - | 25 | - | 25 | \% | 1,2 |

## NOTE :

1) Vix_CK_Ratio is defined by this equation: Vix_CK_Ratio $=$ Vix_CK_FR/|Min $(f(t)) \mid$
2) Vix_CK_Ratio is defined by this equation: Vix_CK_Ratio $=$ Vix_CK_RF/Max(f(t))
a) The following requirements apply for DQ operating frequencies at or below 1333 Gbps for all speed bins for the first column 1600/1866.

### 9.2.6 Differential Input Voltage for DQS

The minimum input voltage need to satisfy both Vindiff_DQS and Vindiff_DQS /2 specification at input receiver and their measurement period is $1 \mathrm{UI}(\mathrm{tCK} /$ 2). Vindiff_DQS is the peak to peak voltage centered on 0 volts differential and Vindiff_DQS $/ 2$ is max and min peak voltage from $0 V$.


Figure 11. DQS Differential Input Voltage
[Table 29] DQS differential input voltage

| Parameter | Symbol | Data Rate |  |  |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1600/1866 ${ }^{\text {a) }}$ |  | 2133/2400/3200 |  | 3733 |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| DQS differential input | Vindiff_DQS | 360 | - | 360 | - | 340 | - | mV | 1 |

## NOTE:

1) The peak voltage of Differential DQS signals is calculated in a following equation.

Vindiff_DQS = (Max Peak Voltage) - (Min Peak Voltage)
Max Peak Voltage $=\operatorname{Max}(f(\mathrm{t})$ )
Min Peak Voltage $=\operatorname{Min}(f(t))$
$f(t)=$ VDQS_t $-V D Q S \_c$
a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

### 9.2.7 Peak voltage calculation method

The peak voltage of Differential DQS signals are calculated in a following equation.

VIH.DIFF.Peak Voltage $=\operatorname{Max}(f(t))$
VIL.DIFF.Peak Voltage $=\operatorname{Min}(f(t))$
$f(t)=$ VDQS_t - VDQS_c


Figure 12. Definition of differential DQS Peak Voltage
NOTE:

1) VrefDQ is LPDDR4 SDRAM internal setting value by Vref Training.

### 9.2.8 Single-Ended Input Voltage for DQS

The minimum input voltage need to satisfy both Vinse_DQS, Vinse_DQS_High/Low specification at input receiver.


Figure 13. DQS Single-Ended Input Voltage
NOTE:

1) VrefDQ is LPDDR4 SDRAM internal setting value by Vref Training.
[Table 30] DQS Single-Ended input voltage

| Parameter | Symbol | Data Rate |  |  |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1600/1866 ${ }^{\text {a) }}$ |  | 2133/2400/3200 |  | 3733 |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| DQS Single-Ended input voltage | Vinse_DQS | 180 | - | 180 | - | 170 | - | mV |  |
| DQS Single-Ended input voltage High from VrefDQ | Vinse_DQS_High | 90 | - | 90 | - | 85 | - | mV |  |
| DQS Single-Ended input voltage Low from VrefDQ | Vinse_DQS_Low | 90 | - | 90 | - | 85 | - | mV |  |

NOTE :

1) The following requirements apply for DQ operating frequencies at or below 1333 Gbps for all speed bins for the first column 1600/1866.

### 9.2.9 Differential Input Slew Rate Definition for DQS

Input slew rate for differential signals (DQS_t, DQS_c) are defined and measured as shown in Figure 14. and [Table 31].


Time
Figure 14. Differential Input Slew Rate Definition for DQS_t, DQS_c
NOTE :

1) Differential signal rising edge from VILdiff DQS to VIHdiff DQS must be monotonic slope.
2) Differential signal falling edge from VIHdiff_DQS to VILdiff_DQS must be monotonic slope.
[Table 31] Differential Input Slew Rate Definition for DQS_t, DQS_c

| Description | From | To | Defined by |
| :---: | :---: | :---: | :---: |
| Differential input slew rate for <br> rising edge (DQS_t - DQS_c) | VILdiff_DQS | VIHdiff_DQS | \|VILdiff_DQS - VIHdiff_DQS|/DeltaTRdiff |
| Differential input slew rate for <br> falling edge (DQS_t - DQS_c) | VIHdiff_DQS | VILdiff_DQS | \|VILdiff_DQS - VIHdiff_DQS|/DeltaTFdiff |

[Table 32] Differential Input Level for DQS_t, DQS_c

| Parameter | Symbol | Data Rate |  |  |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1600/1866 ${ }^{\text {1) }}$ |  | 2133/2400/3200 |  | 3733 |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Differential Input High | VIHdiff_DQS | 140 | - | 140 | - | 120 | - | mV |  |
| Differential Input Low | VILdiff_DQS | - | -140 | - | -140 | - | -120 | mV |  |

NOTE :

1) The following requirements apply for DQ operating frequencies at or below 1333 Gbps for all speed bins for the first column 1600/1866.
[Table 33] Differential Input Slew Rate for DQS_t, DQS_c

| Parameter | Symbol | Data Rate |  |  |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1600/1866 |  | 2133/2400/3200 |  | 3733 |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Differential Input Slew Rate | SRIdiff | 2 | 14 | 2 | 14 | 2 | 14 | V/ns |  |

### 9.3 Differential Input Cross Point Voltage for DQS

The cross point voltage of differential input signals (DQS_t, DQS_c) must meet the requirements in [Table 35]. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is $V_{\text {REF }} D Q$.


## Time

Figure 15. Vix Definition (DQS)
NOTE :

1) The base level of Vix_DQS_FR/RF is VrefDQ that is LPDDR4 SDRAM internal setting value by Vref Training.
[Table 34] Cross point voltage for differential input signals (DQS)

| Parameter | Symbol | Data Rate |  |  |  |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1600/1866 ${ }^{3}$ ) |  | 2133/2400/3200 |  | 3733 |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| DQS Differential input crosspoint voltage ratio | Vix_DQS_ratio | - | 20 | - | 20 | - | 20 | \% | 1,2 |

## NOTE :

1) Vix_DQS_Ratio is defined by this equation: Vix_DQS_Ratio = Vix_DQS_FR/|Min(f(t))|
2) Vix DQS Ratio is defined by this equation: Vix DQS Ratio $=$ Vix DQS RF/Max $(f(t))$
3) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column $1600 / 1866$.

### 9.4 Input Level For ODT(ca) Input

[Table 35] LPDDR4 Input Level for ODT(ca)

| Symbol |  | Min | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIHODT | ODT Input High Level | $0.75 \times \mathrm{V}_{\text {DD2 }}$ | VDD2 +0.2 | V |  |
| VILODT | ODT Input Low Level | -0.2 | $0.25 \times \mathrm{V}_{\text {DD2 }}$ | V |  |

### 9.5 Single Ended Output Slew Rate



Figure 16. Single Ended Output Slew Rate Definition
[Table 36] Output Slew Rate (single-ended)

| Parameter | Symbol | Value |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min ${ }^{1}$ | Max ${ }^{\text {2 }}$ |  |
| Single-ended Output Slew Rate ( $\left.\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DDQ}} / 3\right)$ | $\mathrm{S}_{\text {RQse }}$ | 3.5 | 9.0 | V/ns |
| Output slew-rate matching Ratio (Rise to Fall) |  | 0.8 | 1.2 | - |

## Description:

SR: Slew Rate
Q: Query Output (like in DQ, which stands for Data-in, Query-Output)
se: Single-ended Signals

## NOTE :

1) Measured with output reference load
2) The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation
3) The output slew rate for falling and rising edges is defined and measured between $\mathrm{V}_{\mathrm{OL}(\mathrm{AC})}=0.2 \times \mathrm{V}_{\mathrm{OH}(\mathrm{DC})}$ and $\mathrm{V}_{\mathrm{OH}(\mathrm{AC})}=0.8 \times \mathrm{V}_{\mathrm{OH}(\mathrm{DC})}$
4) Slew rates are measured under average SSO conditions, with $50 \%$ of DQ signals per data byte switching.

### 9.6 Differential Output Slew Rate



Figure 17. Differential Output Slew Rate Definition
[Table 37] Differential Output Slew Rate

| Parameter | Value |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Units |  |  |  |  |
|  |  | Min | Max |  |
|  |  | SRQdiff | 7.0 | 18.0 |

## Description:

SR: Slew Rate
Q: Query Output (like in DQ, which stands for Data-in, Query-Output)
diff: Differential Signals
NOTE :

1) Measured with output reference load.
2) The output slew rate for falling and rising edges is defined and measured between $\mathrm{V}_{\mathrm{OL}(\mathrm{AC})}=-0.8 \times \mathrm{V}_{\mathrm{OH}(\mathrm{DC})}$ and $\mathrm{V}_{\mathrm{OH}(\mathrm{AC})}=0.8 \times \mathrm{V}_{\mathrm{OH}(\mathrm{DC})}$.
3) Slew rates are measured under average SSO conditions, with $50 \%$ of DQ signals per data byte switching.

### 9.7 Overshoot and Undershoot for LVSTL

[Table 38] AC Overshoot/Undershoot Specification

| Parameter |  | Data Rate |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1600 | 1866 | 3200 | 3733 |  |
| Maximum peak amplitude allowed for overshoot area. (See Figure 18.) | Max | 0.3 | 0.3 | 0.3 | 0.3 | V |
| Maximum peak amplitude allowed for undershoot area. (See Figure 18.) | Max | 0.3 | 0.3 | 0.3 | 0.3 | V |
| Maximum overshoot area above $\mathrm{V}_{\mathrm{DD}}$. (See Figure 18.) | Max | 0.1 | 0.1 | 0.1 | 0.1 | V-ns |
| Maximum undershoot area below $\mathrm{V}_{\mathrm{SS}}$. (See Figure 18.) | Max | 0.1 | 0.1 | 0.1 | 0.1 | V-ns |

## NOTE :

1) $V_{D D 2}$ stands for $V_{D D}$ for $C A[5: 0]$, CK_t, CK_c, CS_n, CKE and ODT. $V_{D D}$ stands for $V_{D D Q}$ for DQ, DMI, DQS_t and DQS_c.
2) $V_{S S}$ stands for $V_{S S}$ for $C A[5: 0]$, CK_t, CK_c, CS_n, CKE and ODT. $V_{S S}$ stands for $V_{S S Q}$ for DQ, DMI, DQS_t and DQS_c.
3) Maximum peak amplitude values are referenced from actual $V_{D D}$ and $V_{S S}$ values.
4) Maximum area values are referenced from maximum operating $V_{D D}$ and $V_{S S}$ values.


Time (ns)
Figure 18. Overshoot and Undershoot Definition

### 9.8 LPDDR4 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.


Figure 19. Driver Output Reference Load for Timing and Slew Rate
NOTE :

1) All output timing parameter values are reported with respect to this reference load. This reference load is also used to report slew rate.

### 9.9 LVSTL (Low Voltage Swing Terminated Logic) IO System

LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in Figure 20.


Figure 20. LVSTL I/O Cell

To ensure that the target impedance is achieved the LVSTL I/O cell is designed to calibrated as below procedure.

1) First calibrate the pull-down device against a 240 Ohm resister to VDDQ via the ZQ pin

- Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is less than VDDQ/2.
- NMOS pull-down device is calibrated to 240 Ohms


Figure 21. pull-down calibration
2) Then calibrate the pull-up device against the calibrated pull-down device.

- Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS)
- Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is greater than VOH target
- NMOS pull-up device is now calibrated to VOH target


Figure 22. pull-up calibration

### 10.0 INPUT/OUTPUT CAPACITANCE

[Table 39] Input/Output Capacitance

| Parameter | Symbol | Min/Max | Value | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance, CK_t and CK_c | CCK | Min | 1.6 | pF | 1,2 |
|  |  | Max | 2.7 |  |  |
| Input capacitance delta, CK_t and CK_c | CDCK | Min | 0.0 | pF | 1,2,3 |
|  |  | Max | 0.2 |  |  |
| Input capacitance, all other input-only pins | Cl | Min | 1.6 | pF | 1,2,4 |
|  |  | Max | 2.7 |  |  |
| Input capacitance delta, all other input-only pins | CDI | Min | -0.3 | pF | 1,2,5 |
|  |  | Max | 0.3 |  |  |
| Input/output capacitance, DQ, DMI, DQS_t and DQS_c | ClO | Min | 1.8 | pF | 1,2,6 |
|  |  | Max | 2.6 |  |  |
| Input/output capacitance delta, DQS_t and DQS_c | CDDQS | Min | 0.0 | pF | 1,2,7 |
|  |  | Max | 0.2 |  |  |
| Input/output capacitance delta, DQ and DMI | CDIO | Min | -0.5 | pF | 1,2,8 |
|  |  | Max | 0.5 |  |  |
| Input/output capacitance ZQ pin | CZQ | Min | 6.2 | pF | 1,2 |
|  |  | Max | 9.2 |  |  |

NOTE :

1) This parameter applies to both die and package.
2) This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measur-
ing input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating.
3) Absolute value of CCK t-CCK c.
4) Cl applies to CS_n, CKE,$~ C A O-\bar{C} A 5$.
5) $\mathrm{CDI}=\mathrm{CI}-0.5 \times(\mathrm{CCK} \mathrm{t}+\mathrm{CCK}$ _c)
6) DMI loading matches DQ and DQS.
7) Absolute value of CDQS_t and CDQS_c.
8) $\mathrm{CDIO}=\mathrm{CIO}-0.5 \times\left(\mathrm{CDQ} \bar{S}_{-} \mathrm{t}+\mathrm{CDQS}\right.$ _c $)$ in byte-lane .

### 11.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS

### 11.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise:
LOW: $\mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}$ (DC) MAX
HIGH: $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{IH}}(\mathrm{DC}) \mathrm{MIN}$
STABLE: Inputs are stable at a HIGH or LOW level
SWITCHING: See Table 40 and Table 41.
[Table 40] Definition of Switching for CA Input Signals

| Switching for CA |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CK_t edge | R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8 |
| CKE | HIGH | HIGH | HIGH | HIGH | HIGH | HIGH | HIGH | HIGH |
| CS | LOW | LOW | LOW | LOW | LOW | LOW | LOW |  |
| CA0 | HIGH | LOW | LOW | LOW | LOW | HIGH | HIGH | HIGH |
| CA1 | HIGH | HIGH | HIGH | LOW | LOW | LOW | LOW | HIGH |
| CA2 | HIGH | LOW | LOW | LOW | LOW | HIGH | HIGH | HIGH |
| CA3 | HIGH | HIGH | HIGH | LOW | LOW | LOW | LOW | HIGH |
| CA4 | HIGH | LOW | LOW | LOW | LOW | HIGH | HIGH | HIGH |
| CA5 | HIGH | HIGH | HIGH | LOW | LOW | LOW | LOW | HIGH |

## NOTE :

1) CS must always be driven LOW
2) $50 \%$ of CA bus is changing between HIGH and LOW once per clock for the CA bus
3) The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.
[Table 41] CA pattern for IDD4R for BL=16

| Clock Cycle Number | CKE | CS | Command | CAO | CA1 | CA2 | CA3 | CA4 | CA5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | HIGH | HIGH | Read-1 | L | H | L | L | L | L |
| N+1 | HIGH | LOW |  | L | H | L | L | L | L |
| N+2 | HIGH | HIGH | CAS-2 | L | H | L | L | H | L |
| N+3 | HIGH | LOW |  | L | L | L | L | L | L |
| N+4 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+5 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+6 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+7 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+8 | HIGH | HIGH | Read-1 | L | H | L | L | L | L |
| $\mathrm{N}+9$ | HIGH | LOW |  | L | H | L | L | H | L |
| N+10 | HIGH | HIGH | CAS-2 | L | H | L | L | H | H |
| N+11 | HIGH | LOW |  | H | H | H | H | H | H |
| $\mathrm{N}+12$ | HIGH | LOW | DES | L | L | L | L | L | L |
| $\mathrm{N}+13$ | HIGH | LOW | DES | L | L | L | L | L | L |
| $N+14$ | HIGH | LOW | DES | L | L | L | L | L | L |
| N+15 | HIGH | LOW | DES | L | L | L | L | L | L |

NOTE :

1) $B A[2: 0]=010_{B}, C A[9: 4]=000000_{B}$ or $111111_{B}$, Burst Order CA[3:2] $=00_{B}$ or $11_{B}$ (Same as LPDDR3 IDD4R Spec)
2) Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.
[Table 42] CA pattern for IDD4W for BL=16

| Clock Cycle Number | CKE | CS | Command | CAO | CA1 | CA2 | CA3 | CA4 | CA5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | HIGH | HIGH | Write-1 | L | L | H | L | L | L |
| N+1 | HIGH | LOW |  | L | H | L | L | L | L |
| N+2 | HIGH | HIGH | CAS-2 | L | H | L | L | H | L |
| N+3 | HIGH | LOW |  | L | L | L | L | L | L |
| N+4 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+5 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+6 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+7 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+8 | HIGH | HIGH | Write-1 | L | L | H | L | L | L |
| $\mathrm{N}+9$ | HIGH | LOW |  | L | H | L | L | H | L |
| N+10 | HIGH | HIGH | CAS-2 | L | H | L | L | H | H |
| N+11 | HIGH | LOW |  | L | L | H | H | H | H |
| $N+12$ | HIGH | LOW | DES | L | L | L | L | L | L |
| N+13 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+14 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+15 | HIGH | LOW | DES | L | L | L | L | L | L |

## NOTE :

1) $B A[2: 0]=010_{B}, C A[9: 4]=000000_{B}$ or $111111_{B}$ (Same as LPDDR3 IDD4W Spec.)
2) Difference from LPDDR3 Spec :

1-No burst ordering
2-CA pins are kept low with DES CMD to reduce ODT current.
[Table 43] Data Pattern for IDD4W (DBI off) for BL=16

| DBI OFF Case |  |  |  |  |  |  |  |  |  | No. of 1's |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BLO | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL4 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL5 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL6 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL7 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL8 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL9 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL11 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL12 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL13 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL14 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL15 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL16 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL17 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL18 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL19 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL20 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL21 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL22 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL23 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL24 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL25 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL26 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL27 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL28 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL29 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL30 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL31 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| No. of 1's | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 |  |  |

## NOTE:

1) Simplified pattern compared with last showing

Same data pattern was applied to $\mathrm{DQ}[4], \mathrm{DQ}[5], \mathrm{DQ}[6], \mathrm{DQ}[7]$ for reducing complexity for IDD4W/R pattern programming.
[Table 44] Data Pattern for IDD4R (DBI off) for BL=16

| DBI OFF Case |  |  |  |  |  |  |  |  |  | No. of 1's |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BLO | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL4 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL5 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL6 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL7 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL8 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL9 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL11 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL12 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL13 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL14 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL15 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL16 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL17 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL18 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL19 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL20 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL21 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL22 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL23 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL24 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL25 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL26 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL27 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL28 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL29 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL30 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL31 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| No. of 1's | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 |  |  |

NOTE:

1) Same data pattern was applied to $D Q[4], D Q[5], D Q[6], D Q[7]$ for reducing complexity for IDD4W/R pattern programming.
[Table 45] Data Pattern for IDD4W (DBI on) for BL=16

| DBI ON Case |  |  |  |  |  |  |  |  |  | No. of1's |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BLO | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL4 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL5 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL6 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL7 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL9 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL11 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL12 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL13 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL14 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL15 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
|  |  |  |  |  |  |  |  |  |  |  |
| BL16 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL17 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL18 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL19 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL20 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL21 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL23 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL24 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL25 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL26 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL27 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL28 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL29 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL30 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL31 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| $\begin{aligned} & \text { No. of } \\ & \text { 1's } \end{aligned}$ | 8 | 8 | 8 | 8 | 8 | 8 | 16 | 16 | 8 |  |

[Table 46] Data Pattern for IDD4R (DBI on) for BL=16

| DBI ON Case |  |  |  |  |  |  |  |  |  | No. of 1's |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BLO | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL4 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL5 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL6 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL7 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL9 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL11 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL12 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL13 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL14 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL15 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
|  |  |  |  |  |  |  |  |  |  |  |
| BL16 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL17 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL18 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL19 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL20 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL21 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL22 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL23 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL24 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL25 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL26 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL27 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL28 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL29 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL30 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL31 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| No. of 1's | 8 | 8 | 8 | 8 | 8 | 8 | 16 | 16 | 8 |  |

[Table 47] CA pattern for IDD4R for BL=32

| Clock Cycle Number | CKE | CS | Command | CAO | CA1 | CA2 | CA3 | CA4 | CA5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | HIGH | HIGH | Read-1 | L | H | L | L | L | L |
| N+1 | HIGH | LOW |  | L | H | L | L | L | L |
| N+2 | HIGH | HIGH | CAS-2 | L | H | L | L | H | L |
| N+3 | HIGH | LOW |  | L | L | L | L | L | L |
| N+4 | HIGH | LOW | DES | L | L | L | L | L | L |
| $N+5$ | HIGH | LOW | DES | L | L | L | L | L | L |
| N+6 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+7 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+8 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+9 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+10 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+11 | HIGH | LOW | DES | L | L | L | L | L | L |
| $\mathrm{N}+12$ | HIGH | LOW | DES | L | L | L | L | L | L |
| $\mathrm{N}+13$ | HIGH | LOW | DES | L | L | L | L | L | L |
| N+14 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+15 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+16 | HIGH | HIGH | Read-1 | L | H | L | L | L | L |
| $\mathrm{N}+17$ | HIGH | LOW |  | L | H | L | L | H | L |
| N+18 | HIGH | HIGH | CAS-2 | L | H | L | L | H | H |
| N+19 | HIGH | LOW |  | H | H | L | H | H | H |
| N+20 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+21 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+22 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+23 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+24 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+25 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+26 | HIGH | LOW | DES | L | L | L | L | L | L |
| $N+27$ | HIGH | LOW | DES | L | L | L | L | L | L |
| $\mathrm{N}+28$ | HIGH | LOW | DES | L | L | L | L | L | L |
| $\mathrm{N}+29$ | HIGH | LOW | DES | L | L | L | L | L | L |
| N+30 | HIGH | LOW | DES | L | L | L | L | L | L |
| $N+31$ | HIGH | LOW | DES | L | L | L | L | L | L |

NOTE :

1) $B A[2: 0]=010 B, C A[9: 5]=00000 \mathrm{~B}$ or 11111B, Burst Order CA[4:2] $=000 \mathrm{~B}$ or 111B.
[Table 48] CA pattern for IDD4W for BL=32

| Clock Cycle Number | CKE | CS | Command | CAO | CA1 | CA2 | CA3 | CA4 | CA5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | HIGH | HIGH | Write-1 | L | L | H | L | L | L |
| N+1 | HIGH | LOW |  | L | H | L | L | L | L |
| N+2 | HIGH | HIGH | CAS-2 | L | H | L | L | H | L |
| N+3 | HIGH | LOW |  | L | L | L | L | L | L |
| N+4 | HIGH | LOW | DES | L | L | L | L | L | L |
| $N+5$ | HIGH | LOW | DES | L | L | L | L | L | L |
| N+6 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+7 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+8 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+9 | HIGH | LOW | DES | L | L | L | L | L | L |
| $\mathrm{N}+10$ | HIGH | LOW | DES | L | L | L | L | L | L |
| N+11 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+12 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+13 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+14 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+15 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+16 | HIGH | HIGH | Write-1 | L | L | H | L | L | L |
| $\mathrm{N}+17$ | HIGH | LOW |  | L | H | L | L | H | L |
| N+18 | HIGH | HIGH | CAS-2 | L | H | L | L | H | H |
| N+19 | HIGH | LOW |  | L | L | L | H | H | H |
| N+20 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+21 | HIGH | LOW | DES | L | L | L | L | L | L |
| $N+22$ | HIGH | LOW | DES | L | L | L | L | L | L |
| N+23 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+24 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+25 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+26 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+27 | HIGH | LOW | DES | L | L | L | L | L | L |
| $\mathrm{N}+28$ | HIGH | LOW | DES | L | L | L | L | L | L |
| $N+29$ | HIGH | LOW | DES | L | L | L | L | L | L |
| N+30 | HIGH | LOW | DES | L | L | L | L | L | L |
| N+31 | HIGH | LOW | DES | L | L | L | L | L | L |

NOTE :

1) $B A[2: 0]=010 B, C A[9: 5]=00000 \mathrm{~B}$ or 11111 B .
[Table 49] Data Pattern for IDD4W (DBI off) for BL=32

| DBI OFF Case |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { No. of } \\ & \text { 1's } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BLO | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL4 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL5 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL6 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL7 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL8 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL9 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL11 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL12 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL13 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL14 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL15 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
|  |  |  |  |  |  |  |  |  |  |  |
| BL16 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL17 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL18 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL19 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL20 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL21 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL22 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL23 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL24 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL25 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL26 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL27 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL28 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL29 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL30 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL31 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL32 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL33 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL34 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL35 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |

[Table 49] Data Pattern for IDD4W (DBI off) for BL=32

| DBI OFF Case |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { No. of } \\ 1 \text { 's } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BL36 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL37 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL38 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL39 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL40 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL41 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL42 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL43 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL44 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL45 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL46 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL47 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
|  |  |  |  |  |  |  |  |  |  |  |
| BL48 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL49 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL50 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL51 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL52 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL53 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL54 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL55 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL56 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL57 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL58 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL59 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL60 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL61 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL62 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL63 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| No. of 1's | 32 | 32 | 32 | 32 | 32 | 32 | 32 | 32 |  |  |

## NOTE :

1) Simplified pattern compared with last showing

Same data pattern was applied to $D Q[4], D Q[5], D Q[6], D Q[7]$ for reducing complexity for IDD4W/R pattern programming.
[Table 50] Data Pattern for IDD4R (DBI off) for BL=32

| DBI OFF Case |  |  |  |  |  |  |  |  |  | No. of 1's |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BLO | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL4 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL5 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL6 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL7 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL8 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL9 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL11 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL12 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL13 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL14 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL15 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL16 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL17 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL18 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL19 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL20 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL21 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL22 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL23 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL24 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL25 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL26 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL27 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL28 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL29 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL30 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL31 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL32 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL33 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL34 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |

[Table 50] Data Pattern for IDD4R (DBI off) for BL=32

| DBI OFF Case |  |  |  |  |  |  |  |  |  | No. of 1's |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BL35 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL36 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL37 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL38 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL39 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL40 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL41 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL42 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL43 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL44 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL45 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL46 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL47 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL48 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL49 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL51 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL52 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL53 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL54 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL55 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL56 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL57 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL58 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8 |
| BL59 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL60 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL61 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL62 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 6 |
| BL63 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| $\begin{gathered} \text { No. of } \\ \text { 1's } \end{gathered}$ | 32 | 32 | 32 | 32 | 32 | 32 | 32 | 32 |  |  |

NOTE :

1) Same data pattern was applied to $\operatorname{DQ}[4], D Q[5], D Q[6], ~ D Q[7]$ for reducing complexity for IDD4W/R pattern programming.

Rev. 1.0
K4F6E3S4HM-MGCJ
LPDDR4 SDRAM
[Table 51] Data Pattern for IDD4W (DBI on) for BL=32

| DBI ON Case |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { No. of } \\ & \text { 1's } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BLO | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL4 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL5 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL6 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL7 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL9 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL11 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL12 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL13 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL14 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL15 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
|  |  |  |  |  |  |  |  |  |  |  |
| BL16 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL17 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL18 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL19 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL20 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL21 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL23 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL24 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL25 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL26 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL27 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL28 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL29 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL30 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL31 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL32 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL33 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL34 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL35 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL36 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |

[Table 51] Data Pattern for IDD4W (DBI on) for BL=32

| DBI ON Case |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { No. of } \\ & \text { 1's } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BL37 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL38 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL39 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL40 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL41 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL42 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL43 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL44 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL45 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL46 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL47 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
|  |  |  |  |  |  |  |  |  |  |  |
| BL48 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL49 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL50 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL51 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL52 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL53 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL54 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL55 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL56 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL57 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL58 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL59 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL60 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL61 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL62 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL63 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| $\begin{aligned} & \text { No. of } \\ & \text { 1's } \end{aligned}$ | 16 | 16 | 16 | 16 | 16 | 16 | 32 | 32 | 16 |  |

Rev. 1.0
[Table 52] Data Pattern for IDD4R (DBI on) for BL=32

| DBI ON Case |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { No. of } \\ & \text { 1's } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BLO | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL4 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL5 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL6 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL7 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL9 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL11 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL12 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL13 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL14 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL15 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
|  |  |  |  |  |  |  |  |  |  |  |
| BL16 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL17 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL18 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL19 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL20 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL21 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL22 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL23 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL24 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL25 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL26 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL27 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL28 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL29 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL30 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL31 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL32 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL33 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL34 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL35 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL36 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL37 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL38 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL39 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL40 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL41 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |

[Table 52] Data Pattern for IDD4R (DBI on) for BL=32

| DBI ON Case |  |  |  |  |  |  |  |  |  | No. of 1's |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |  |
| BL42 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL43 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL44 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL45 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL46 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL47 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
|  |  |  |  |  |  |  |  |  |  |  |
| BL48 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL49 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL51 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL52 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL53 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL54 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL55 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL56 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BL57 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL58 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| BL59 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| BL60 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 |
| BL61 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 4 |
| BL62 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 3 |
| BL63 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 4 |
| No. of 1's | 16 | 16 | 16 | 16 | 16 | 16 | 32 | 32 | 16 |  |

### 11.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire elevated temperature range.
[Table 53] LPDDR4 IDD Specification Parameters and Operating Conditions

| Parameter/Condition | Symbol | Power Supply | Notes |
| :---: | :---: | :---: | :---: |
| Operating one bank active-precharge current: | $\mathrm{IDDO}_{1}$ | VDD1 | 1,10,11 |
| $\mathrm{t}_{\mathrm{CK}}=\mathrm{t}_{\mathrm{CK} \min } ; \mathrm{t}_{\mathrm{RC}}=\mathrm{t}_{\mathrm{RCmin}} ;$ <br> CKE is HIGH; | $\mathrm{IDDO}_{2}$ | VDD2 | 1,10,11 |
| CS is LOW between valid commands; CA bus inputs are switching; Data bus inputs are stable ODT disabled | $\mathrm{IDD0}_{\mathrm{Q}}$ | VDDQ | 1,3,10,11 |
| Idle power-down standby current: | IDD2P ${ }_{1}$ | VDD1 | 1,10,11 |
| $\mathbf{t}_{\mathrm{CK}}=\mathbf{t}_{\mathrm{CKmin}}$; <br> CKE is LOW; | IDD2P 2 | VDD2 | 1,10,11 |
| CS is LOW; <br> All banks are idle; CA bus inputs are switching; Data bus inputs are stable ODT disabled | $\mathrm{IDD}^{2} \mathrm{P}_{\mathrm{Q}}$ | VDDQ | 1,3,10,11 |
| Idle power-down standby current with clock stop: | $\mathrm{IDD2PS}_{1}$ | VDD1 | 1,10,11 |
|  | $\mathrm{IDD2PS}_{2}$ | VDD2 | 1,10,11 |
| CS is LOW; <br> All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled | $\mathrm{IDD}^{\text {P }} \mathrm{SS}_{\mathrm{Q}}$ | VDDQ | 1,3,10,11 |
| Idle non power-down standby current: | $\mathrm{IDD}^{\text {d }}{ }_{1}$ | VDD1 | 1,10,11 |
| $\mathbf{t}_{\mathrm{CK}}=\mathbf{t}_{\mathrm{CK} \text { min }}$; <br> CKE is HIGH; | IDD2N ${ }_{2}$ | VDD2 | 1,10,11 |
| CS is LOW; <br> All banks are idle; CA bus inputs are switching; Data bus inputs are stable ODT disabled | $\mathrm{IDD}^{\text {2 }}{ }_{\text {Q }}$ | VDDQ | 1,3,10,11 |
| Idle non power-down standby current with clock stopped: | $\mathrm{IDD2NS}_{1}$ | VDD1 | 1,10,11 |
| CKE is HIGH; | IDD2NS 2 | VDD2 | 1,10,11 |
| CS is LOW; <br> All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled | $\mathrm{IDD}^{\text {N }} \mathrm{SS}_{Q}$ | VDDQ | 1,3,10,11 |
| Active power-down standby current: | $\mathrm{IDD}^{\text {P }}{ }_{1}$ | VDD1 | 1,10,11 |
| $\mathrm{t}_{\mathrm{CK}}=\mathrm{t}_{\mathrm{CKmin}}$; <br> CKE is LOW; | $\mathrm{IDD} \mathrm{P}_{2}$ | VDD2 | 1,10,11 |
| CS is LOW; <br> One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled | $\mathrm{IDD} \mathrm{P}_{\mathrm{Q}}$ | VDDQ | 1,3,10,11 |
| Active power-down standby current with clock stop: | $\mathrm{IDD3PS}_{1}$ | VDD1 | 1,10,11 |
| CK_t = LOW, CK_c = HIGH; CKE is LOW; | $I_{\text {IDD3PS }}$ | VDD2 | 1,10,11 |
| CS is LOW; <br> One bank is active; <br> CA bus inputs are stable; <br> Data bus inputs are stable <br> ODT disabled | $\mathrm{IDD}^{\text {P }} \mathrm{S}_{\text {Q }}$ | VDDQ | 1,4,10,11 |

[Table 53] LPDDR4 IDD Specification Parameters and Operating Conditions

| Parameter/Condition | Symbol | Power Supply | Notes |
| :---: | :---: | :---: | :---: |
| Active non-power-down standby current: | $\mathrm{IDD}^{\text {N }} 1$ | VDD1 | 1,10,11 |
| $\mathrm{t}_{\mathrm{CK}}=\mathrm{t}_{\mathrm{CKmin}}$; <br> CKE is HIGH ; | $\mathrm{IDD}^{\text {N }} 2$ | VDD2 | 1,10,11 |
| CS is LOW; <br> One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled | $\mathrm{IDD}^{\text {S }}$ Q | VDDQ | 1,4,10,11 |
| Active non-power-down standby current with clock stopped: | $\mathrm{IDD}^{\text {N }} \mathrm{S}_{1}$ | VDD1 | 1,10,11 |
| CKE is HIGH; | $\mathrm{IDD}^{\text {N }} \mathrm{S}_{2}$ | VDD2 | 1,10,11 |
| CS is LOW; <br> One bank is active; <br> CA bus inputs are stable; <br> Data bus inputs are stable <br> ODT disabled | $\mathrm{IDD}^{\text {N }} \mathrm{S}_{\mathrm{Q}}$ | VDDQ | 1,4,10,11 |
| Operating burst READ current: | $\mathrm{IDD}^{\text {R }} 1$ | VDD1 | 1,10,11 |
| $\mathrm{t}_{\mathrm{CK}}=\mathrm{t}_{\mathrm{CKmin}} ;$ <br> CS is LOW between valid commands; | $\mathrm{IDD}^{\text {( }}{ }_{2}$ | VDD2 | 1,10,11 |
| One bank is active; $\text { BL = } 16 \text { or } 32 ; \mathrm{RL}=\mathrm{RL}(\mathrm{MIN}) \text {; }$ <br> CA bus inputs are switching; $50 \%$ data change each burst transfer ODT disabled | $\mathrm{IDD4R}_{\mathrm{Q}}$ | VDDQ | 1,5,10,11 |
| Operating burst WRITE current: | IDD4W ${ }_{1}$ | VDD1 | 1,10,11 |
| $\mathrm{t}_{\mathrm{CK}}=\mathrm{t}_{\mathrm{CKmin}}$; <br> CS is LOW between valid commands; | IDD4W 2 | VDD2 | 1,10,11 |
| One bank is active; $\mathrm{BL}=16$ or 32 ; $\mathrm{WL}=\mathrm{WLmin}$; <br> CA bus inputs are switching; 50\% data change each burst transfer ODT disabled | $\mathrm{IDD}^{\text {W }}$ Q | VDDQ | 1,4,10,11 |
| All-bank REFRESH Burst current: | IDD5 ${ }_{1}$ | VDD1 | 1,10,11 |
| $\mathrm{t}_{\mathrm{CK}}=\mathrm{t}_{\mathrm{CKmin}}$; <br> CKE is HIGH between valid commands; | $\mathrm{IDD5}_{2}$ | VDD2 | 1,10,11 |
| $\mathrm{t}_{\mathrm{RC}}=\mathrm{t}_{\mathrm{RFC}}$ Gabmin; <br> Burst refresh; CA bus inputs are switching; Data bus inputs are stable; ODT disabled | $\mathrm{IDD5}_{\mathrm{Q}}$ | VDDQ | 1,4,10,11 |
| All-bank REFRESH Average current: | $\mathrm{IDD5AB}_{1}$ | VDD1 | 1,10,11 |
| $\mathrm{t}_{\mathrm{CK}}=\mathrm{t}_{\mathrm{CKmin}} ;$ <br> CKE is HIGH between valid commands; | IDD5AB2 | VDD2 | 1,10,11 |
| $\mathrm{t}_{\mathrm{RC}}=\mathrm{t}_{\mathrm{REF},} ;$ <br> CA bus inputs are switching; Data bus inputs are stable; ODT disabled | $\mathrm{IDD5AB}_{Q}$ | VDDQ | 1,4,10,11 |
| Per-bank REFRESH Average current: | $\mathrm{IDD5PB}_{1}$ | VDD1 | 1,10,11 |
| $\mathrm{t}_{\mathrm{CK}}=\mathrm{t}_{\mathrm{CKmin}}$; <br> CKE is HIGH between valid commands; | $\mathrm{IDD5PB}_{2}$ | VDD2 | 1,10,11 |
| $\mathrm{t}_{\mathrm{RC}}=\mathrm{t}_{\mathrm{REF}} / 8$ <br> CA bus inputs are switching; Data bus inputs are stable; ODT disabled | $\mathrm{IDD5PB}_{Q}$ | VDDQ | 1,4,10,11 |
| Power Down Self refresh current ( $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ): | $\mathrm{IDD6}_{1}$ | VDD1 | 6,7,9,10,11 |
| CK_t=LOW, CK_c=HIGH; <br> CKE is LOW; | $\mathrm{IDD6}_{2}$ | VDD2 | 6,7,9,10,11 |
| CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled | $\mathrm{IDD6}_{\mathrm{Q}}$ | VDDQ | 4,6,7,9,10,11 |

NOTE :

1) Published IDD values are the maximum of the distribution of the arithmetic mean.
2) ODT disabled: $\mathrm{MR} 11[2: 0]=000_{B}$.
3) IDD current specifications are tested after the device is properly initialized.
4) Measured currents are the summation of VDDQ and VDD2.
5) Guaranteed by design with output load $=5 \mathrm{pF}$ and RON $=40$ ohm.
6) The 1 x Self-Refresh Rate is the rate at which the LPDDR4 device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.
7) This is the general definition that applies to full array Self Refresh.
8) For all IDD measurements, VIHCKE $=0.8 \times$ VDD2, VILCKE $=0.2 \times$ VDD2 .
9) IDD6 $25^{\circ} \mathrm{C}$ is guaranteed, IDD6 $85^{\circ} \mathrm{C}$ is typical of the distribution of the arithmetic mean.
10) These specification values are the summation of all the channel current and both channels are under the same condition at the same time.
11) Dual Channel devices are specified in dual channel operation (both channels operating together).

Rev. 1.0

### 11.3 IDD Spec Table

[Table 54] IDD Specification for 16Gb LPDDR4

| Symbol |  | Power Supply | $\begin{gathered} \hline \text { 16Gb (x16/Ch, 2-Chip) } \\ \hline \text { 3733Mbps } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  | $\mathrm{IDDO}_{1}$ | VDD1 | 10 | mA |
| IDD0 | $\mathrm{IDDO}_{2}$ | VDD2 | 65 | mA |
|  | $\mathrm{IDDO}_{\mathrm{Q}}$ | VDDQ | 0.5 | mA |
|  | $\mathrm{IDD2P}_{1}$ | VDD1 | 2 | mA |
| IDD2P | $\mathrm{IDD2P}_{2}$ | VDD2 | 6.25 | mA |
|  | $\mathrm{IDD2P}_{\mathrm{Q}}$ | VDDQ | 0.5 | mA |
|  | $\mathrm{IDD2PS}_{1}$ | VDD1 | 2 | mA |
| IDD2PS | $\mathrm{IDD2PS}_{2}$ | VDD2 | 6.25 | mA |
|  | $\mathrm{IDD2PS}_{\text {Q }}$ | VDDQ | 0.5 | mA |
|  | $\mathrm{IDD2N}_{1}$ | VDD1 | 3 | mA |
| IDD2N | IDD2 ${ }_{2}$ | VDD2 | 26.5 | mA |
|  | $\mathrm{IDD2N}_{\mathrm{Q}}$ | VDDQ | 0.5 | mA |
|  | $\mathrm{IDD2NS}_{1}$ | VDD1 | 3 | mA |
| IDD2NS | $\mathrm{IDD2NS}_{2}$ | VDD2 | 20 | mA |
|  | $\mathrm{IDD2NS}_{\mathrm{Q}}$ | VDDQ | 0.5 | mA |
|  | $\mathrm{IDD3P}_{1}$ | VDD1 | 2.8 | mA |
| IDD3P | $\mathrm{IDD3P}_{2}$ | VDD2 | 13.5 | mA |
|  | $\mathrm{IDD3P}_{\mathrm{Q}}$ | VDDQ | 0.5 | mA |
|  | $\mathrm{IDD3PS}_{1}$ | VDD1 | 2.8 | mA |
| IDD3PS | $\mathrm{IDD3PS}_{2}$ | VDD2 | 13.5 | mA |
|  | $\mathrm{IDD3PS}_{\text {Q }}$ | VDDQ | 0.5 | mA |
|  | $\mathrm{IDD3N}_{1}$ | VDD1 | 3 | mA |
| IDD3N | $\mathrm{IDD3N}_{2}$ | VDD2 | 32 | mA |
|  | $\mathrm{IDD3N}_{\mathrm{Q}}$ | VDDQ | 0.5 | mA |
|  | $\mathrm{IDD3NS}_{1}$ | VDD1 | 3 | mA |
| IDD3NS | $\mathrm{IDD}^{\text {N }} \mathrm{NS}_{2}$ | VDD2 | 28 | mA |
|  | $\mathrm{IDD3NS}_{Q}$ | VDDQ | 0.5 | mA |
|  | $\mathrm{IDD4R}_{1}$ | VDD1 | 8.5 | mA |
| IDD4R | IDD4R 2 | VDD2 | 420 | mA |
|  | $\mathrm{IDD4R}_{\mathrm{Q}}$ | VDDQ | 230 | mA |
|  | $\mathrm{IDD4W}_{1}$ | VDD1 | 3 | mA |
| IDD4W | $\mathrm{IDD4W}_{2}$ | VDD2 | 435 | mA |
|  | $\mathrm{IDD4W}_{\mathrm{Q}}$ | VDDQ | 0.5 | mA |
|  | $\mathrm{IDD5}_{1}$ | VDD1 | 75 | mA |
| IDD5 | $\mathrm{IDD5}_{2}$ | VDD2 | 315 | mA |
|  | $\mathrm{IDD5}_{\mathrm{Q}}$ | VDDQ | 0.5 | mA |
|  | IDD5AB $_{1}$ | VDD1 | 7 | mA |
| IDD5AB | $\mathrm{IDD5AB}_{2}$ | VDD2 | 41 | mA |
|  | $\mathrm{IDD5AB}_{\mathrm{Q}}$ | VDDQ | 0.5 | mA |


| Symbol |  |  | Power | 16Gb (x16/Ch, 2-Chip) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Supply | 3733Mbps |  |
| IDD5PB | $I_{\text {ID }}{ }^{\text {P }}{ }_{1}$ |  | VDD1 | 7 | mA |
|  | $\mathrm{IDD5PB}_{2}$ |  | VDD2 | 42 | mA |
|  | $\mathrm{IDD5PB}_{\mathrm{Q}}$ |  | VDDQ | 0.5 | mA |
| IDD6 | $\mathrm{IDD6}_{1}$ | $25^{\circ} \mathrm{C}$ | VDD1 | 1 | mA |
|  |  | $85^{\circ} \mathrm{C}$ |  | 5 |  |
|  | $\mathrm{IDD6}_{2}$ | $25^{\circ} \mathrm{C}$ | VDD2 | 2.7 | mA |
|  |  | $85^{\circ} \mathrm{C}$ |  | 22 |  |
|  | $\mathrm{IDD6}_{\mathrm{Q}}$ | $25^{\circ} \mathrm{C}$ | VDDQ | 0.4 | mA |
|  |  | $85^{\circ} \mathrm{C}$ |  | 0.5 |  |

### 12.0 AC AND DC OUTPUT MEASUREMENT LEVELS

### 12.1 Single Ended AC and DC Output Levels

Table 55 shows the output levels used for measurements of single ended signals.
[Table 55] Single-ended AC and DC Output Levels

| Symbol | Parameter | Value |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Under LPDDR4TBD Un-term | TBD to 3200 VSSQ term | 3200 to 4266 VSSQ term |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & (\mathrm{DC}) \end{aligned}$ | AC, DC output high measurement level | VDDQ-0.55 | VDDQ/3 | TBD | V | 1 |
| $\mathrm{V}_{\mathrm{OL}}$ <br> (DC) | AC, DC output low measurement level | VSSQ | VSSQ | VSSQ | V |  |

NOTE :

1) 60 ohm ODT value is assumed

### 12.2 Pull Up/Pull Down Driver Characteristics and Calibration

[Table 56] Pull-down Driver Characteristics, with ZQ Calibration

| R ONPD,NOM | Resistor | Min | Nom | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 40 Ohm | $R_{\text {ON40PD }}$ | 0.9 | 1.0 | 1.1 | $R_{\text {ZQ/6 }}$ |
| 48 Ohm | $R_{\text {ON48PD }}$ | 0.9 | 1.0 | 1.0 | 1.1 |
| 60 Ohm | $R_{\text {ON60PD }}$ | 0.9 | 1.0 | 1.1 | $R_{\text {ZQ/5 }}$ |
| 80 Ohm | $R_{\text {ON80PD }}$ | 0.9 | 1.0 | 1.1 | $R_{\text {ZQ/3 }}$ |
| 120 Ohm | $R_{\text {ON120PD }}$ | 0.9 | 1.0 | 1.1 | $R_{\text {ZQ/2 }}$ |
| 240 Ohm | $R_{\text {ON240PD }}$ | 0.9 |  | 1 | $R_{\text {ZQ/1 }}$ |

NOTE :

1) All value are after ZQ Calibration. Without ZQ Calibration RONPD values are $\pm 30 \%$.
[Table 57] Pull-up Characteristics, with ZQ Calibration

| VOH $_{\text {PU }}$, nom | VOH, nom (mV) | Min | Nor | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDDQ/2.5 | 440 | 0.90 | 1.0 | 1.10 |  |
| VDDQ/3 | 367 | 0.90 | 1.0 | 1.10 | VOH,nom |

NOTE :

1) All values are after ZQ Calibration. Without ZQ Calibration VOH(nom) values are $\pm 30 \%$
2) VOH, nom $(\mathrm{mV})$ values are based on a nominal $\mathrm{VDDQ}=1.1 \mathrm{~V}$.
[Table 58] Valid Calibration Points

| VOH $_{\text {PU }}$, nom | $\mathbf{y y y y y y y}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{2 4 0}$ | $\mathbf{1 2 0}$ | $\mathbf{8 0}$ | $\mathbf{6 0}$ | $\mathbf{4 8}$ | $\mathbf{4 0}$ |
| VDDQ/2.5 | VALID | VALID | VALID | DNU | DNU |  |
| VDDQ/3 | VALID | VALID | VALID | VALID | DNU |  |

## NOTE:

1) Once the output is calibrated for a given $\mathrm{VOH}(\mathrm{nom})$ calibration point, the ODT value may be changed without recalibration.
2) If the VOH (nom) calibration point is changed, then re-calibration is required.
3) DNU = Do Not Use
[Table 59] Pull-down Characteristics without ZQ Calibration

| R ONPD,NOM $^{\text {Onistor }}$ | Resin | Mout | Nom | Max | Unit | Notes |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $40.0 \Omega$ | $R_{\text {ON40PD }}$ | $0.5 \times \mathrm{V}_{\text {OH }}$ | 0.70 | 1.00 | 1.30 | $R_{\text {ZQ/6 }}$ |  |
| $48.0 \Omega$ | $R_{\text {ON48PD }}$ | $0.5 \times \mathrm{V}_{\mathrm{OH}}$ | 0.70 | 1.00 | 1.30 | $R_{\text {ZQ } / 5}$ | 1 |

## NOTE:

1) Across entire operating temperature range, without calibration
[Table 60] Pull-up Characteristics without $\mathrm{V}_{\mathrm{OH}}$ Calibration (Die to Die variation)

| VOH ${ }_{\text {PU }}$, (nom) | VOH(nom) (mV) | Variation |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nor | Max |  |  |
| VDDQ/2.5 | 440 | 0.70 | 1.0 | 1.30 | $\mathrm{VOH}($ nom $)$ | 1 |
| VDDQ/3 | 367 | 0.70 | 1.0 | 1.30 | $\mathrm{VOH}($ nom) | 1 |

NOTE :

1) ODT value of Memory controller should be informed with MRW before $V_{O H}$ calibration
[Table 61] $\mathrm{V}_{\text {OUT }}$ level of un-terminated condition

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Note |  |  |  |  |
| Output High voltage level when ODT of memory controller is turned off | V $_{\text {OH_ }}$ un-term | VDDQ-0.55 | VDDQ-0.15 | V |

### 13.0 ELECTRICAL CHARACTERISTICS AND AC TIMING

### 13.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR4 device.

### 13.1.1 Definition for tCK(avg) and nCK

tCK (avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$
\begin{array}{cc}
t C K(\operatorname{avg})= & \left(\sum_{j=1}^{N} t C K_{j}\right) / N \\
\text { where } \quad N=200
\end{array}
$$

Unit 'tCK(avg)' represents the actual clock average tCK (avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.
tCK(avg) may change by up to +/-1\% within a 100 clock cycle window, provided that all jitter and timing specs are met.

### 13.1.2 Definition for tCK (abs)

$\mathbf{t}_{\mathrm{CK}}(\mathrm{abs})$ is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.
$\mathbf{t}_{\mathrm{CK}}(\mathrm{abs})$ is not subject to production test.

### 13.1.3 Definition for tCH(avg) and tCL(avg)

$\mathbf{t}_{\mathrm{CH}}(\mathrm{avg})$ is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$
\begin{gathered}
t C H(a v g)=\left(\sum_{j=1}^{N} t C H_{j}\right) /(N \times t C K(a v g)) \\
\text { where } \quad N=200
\end{gathered}
$$

$t_{C L}(a v g)$ is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$
\begin{gathered}
t C L(a v g)=\left(\sum_{j=1}^{N} t C L_{j}\right) /(N \times t C K(a v g)) \\
\text { where } \quad N=200
\end{gathered}
$$

### 13.1.4 Definition for tCH(abs) and tCL(abs)

$\mathrm{tCH}(\mathrm{abs})$ is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
$\mathrm{tCL}(\mathrm{abs})$ is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
Both $\mathrm{tCH}(\mathrm{abs})$ and $\mathrm{tCL}(\mathrm{abs})$ are not subject to production test.

### 13.1.5 Definition for tJIT(per)

$\mathbf{t}_{\mathrm{JIT}}$ (per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).
$\mathbf{t}_{\mathrm{JIT}}$ (per) $=\mathrm{Min} /$ max of $\left\{\mathrm{tCK}_{\mathrm{i}}-\mathrm{tCK}(\right.$ avg $)$ where $\mathrm{i}=1$ to 200$\}$.
$\mathbf{t}_{\mathrm{JIT}}($ per $)$,act is the actual clock jitter for a given system.
$\mathbf{t}_{\text {JIT }}$ (per), allowed is the specified allowed clock period jitter.
$\mathbf{t}_{\mathrm{JIT}}$ (per) is not subject to production test.

### 13.1.6 Definition for t IT( cc )

$\mathrm{tJIT}(\mathrm{cc})$ is defined as the absolute difference in clock period between two consecutive clock cycles.
$\mathbf{t}_{\mathrm{JIT}}(\mathrm{cc})=$ Max of $|\{\mathrm{tCK}(\mathrm{i}+1)-\mathrm{tCK}(\mathrm{i})\}|$.
$\mathbf{t}_{\mathrm{JIT}}(\mathrm{cc})$ defines the cycle to cycle jitter.
$\mathbf{t}_{\mathrm{JIT}}(\mathrm{CC})$ is not subject to production test.

### 13.1.7 Definition for tERR(nper)

$t_{\text {ERR }}$ (nper) is defined as the cumulative error across $n$ multiple consecutive cycles from tCK(avg).
$t_{E R R}$ (nper), act is the actual clock jitter over $n$ cycles for a given system.
$\mathbf{t}_{\mathrm{ERR}}$ (nper), allowed is the specified allowed clock period jitter over n cycles.
$\boldsymbol{t}_{\text {ERR }}$ (nper) is not subject to production test.

$$
t E R R(\text { nper })=\left(\sum_{j=i}^{i+n-1} t C K_{j}\right)-n \times t C K(a v g)
$$

$\mathbf{t}_{\mathrm{ERR}}$ (nper), min can be calculated by the formula shown below:

$$
t E R R(\text { nper }), \text { min }=(1+0.68 L N(n)) \times t J I T(\text { per }), \text { min }
$$

$\mathbf{t}_{\text {ERR }}$ (nper), max can be calculated by the formula shown below

$$
t E R R(\text { nper }), \max =(1+0.68 L N(n)) \times t J I T(\text { per }), \max
$$

Using these equations, $\mathbf{t}_{\mathrm{ERR}}($ nper $)$ tables can be generated for each $\mathbf{t}_{\mathrm{JIT}}($ per $)$, act value.

### 13.1.8 Definition for duty cycle jitter tJIT(duty)

$\mathbf{t}_{\text {JIT }}$ (duty) is defined with absolute and average specification of $\mathrm{tCH} / \mathrm{tCL}$.

$$
\begin{aligned}
& t J I T(d u t y), \text { min }=\operatorname{MIN}((t C H(a b s), \text { min }-t C H(a v g), \text { min }),(t C L(a b s), \text { min }-t C L(a v g), \text { min })) \times t C K(a v g) \\
& t J I T(d u t y), \text { max }=M A X((t C H(a b s), \text { max }-t C H(a v g), \max ),(t C L(a b s), \text { max }-t C L(a v g), \text { max })) \times t C K(a v g)
\end{aligned}
$$

### 13.1.9 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.
[Table 62] Definition for tCK(abs), tCH(abs), and tCL(abs)

| Parameter | Symbol | Min | Unit |
| :---: | :---: | :---: | :---: |
| Absolute Clock Period | $\mathrm{t}_{\mathrm{CK}}(\mathrm{abs})$ | $\mathrm{tCK}(\mathrm{avg}), \mathrm{min}+\mathrm{tJIT}(\mathrm{per}), \mathrm{min}$ | ps |
| Absolute Clock HIGH Pulse Width | $\mathrm{t}_{\mathrm{CH}}(\mathrm{abs})$ | $\mathrm{tCH}(\mathrm{avg}), \mathrm{min}+\mathrm{tJIT}(\mathrm{duty}), \mathrm{min} / \mathrm{tCK}(\mathrm{avg}) \mathrm{min}$ | $\mathrm{tCK}(\mathrm{avg})$ |
| Absolute Clock LOW Pulse Width | $\mathrm{t}_{\mathrm{CL}}(\mathrm{abs})$ | $\mathrm{tCL}(\mathrm{avg}), \mathrm{min}+\mathrm{tJIT}(\mathrm{duty}), \mathrm{min} / \mathrm{tCK}(\mathrm{avg}) \mathrm{min}$ | $\mathrm{tCK}(\mathrm{avg})$ |

## NOTE :

1) tCK (avg), min is expressed is ps for this table.
2) tIIT (duty), min is a negative value.

### 13.2 Period Clock Jitter

LPDDR4 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table 64, LPDDR4 AC Timing Table and how to determine cycle time de-rating and clock cycle de-rating.

### 13.2.1 Clock period jitter effects on core timing parameters

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)
Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR4 device is characterized and verified to support tnPARAM $=$ RU\{tPARAM / tCK(avg)\}.
When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

### 13.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error ( tERR (tnPARAM), act) in excess of the allowed cumulative period error (tERR(tnPARAM), allowed), the equation below calculates the amount of cycle time de-rating (in ns ) required if the equation results in a positive value for a core timing parameter.

$$
\text { CycleTimeDerating }=\operatorname{MAX}\left\{\left(\frac{t P A R A M+t E R R(t n P A R A M), \text { act }-t E R R(t n P A R A M), \text { allowed }}{\operatorname{tnPARAM}}-t C K(a v g)\right), 0\right\}
$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

### 13.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)). For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error ( $t E R R$ (tnPARAM), act) in excess of the allowed cumulative period error ( tERR (tnPARAM), allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter.

$$
\text { ClockCycleDerating }=R U\left\{\frac{t P A R A M+t E R R(t n P A R A M), \text { act }-t E R R(t n P A R A M), \text { allowed }}{t C K(a v g)}\right\}-t n P A R A M
$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

### 13.2.2 Clock jitter effects on Command/Address timing parameters

Command/address timing parameters ( $\mathrm{t}_{\mathrm{IS}}, \mathrm{t}_{\mathrm{IH}}, \mathrm{t}_{\mathrm{ISb}}, \mathrm{t}_{\mathrm{IHb}}$ ) are measured from a command/address signal (CS or CA[5:0]) transition edge to its respective clock signal (CK_t/ CK_c) crossing. The specification values are not affected by the tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

### 13.2.3 Clock jitter effects on Read timing parameters

### 13.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$
t R P R E(\text { min }, \text { derated })=0.9-\left(\frac{t J I T(\text { per }), a c t, \max -t J I T(\text { per }), \text { allowed }, \text { max }}{t C K(\operatorname{avg})}\right)
$$

For example,
if the measured jitter into a LPDDR4 device has $\mathrm{tCK}(\mathrm{avg})=625 \mathrm{ps}, \mathrm{tJIT}(\mathrm{per}), \mathrm{act}, \mathrm{min}=-\mathrm{xx}$, and $\mathrm{tJIT}(\mathrm{per})$, act, $\mathrm{max}=+\mathrm{xx} \mathrm{ps}$, then tRPRE, min,derated $=0.9$ - (tJIT(per), act, max - tJIT(per), allowed,max)/tCK(avg) $=0.9-(x x-x x) / x x=y y t C K(a v g)$.

### 13.2.3.2 tLZ(DQ), tHZ(DQ),tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal ( $D M n, D Q m .: n=0,1,2,3 . m=0-31$ ) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per).

### 13.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by $\mathrm{tCH}(\mathrm{abs}) \mathrm{min}$ and $\mathrm{tCL}(\mathrm{abs}) \mathrm{min}$.
These parameters determine absolute Data-Valid window(DVW) at the LPDDR4 device pin.
Absolute min DVW @LPDDR4 device pin = min $\{(\mathrm{tQSH}(\mathrm{abs}) \min -\mathrm{tDQSQmax})$, (tQSL(abs)min -tDQSQmax$)\}$
This minimum DVW shall be met at the target frequency regardless of clock jitter.

### 13.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min. tRPST(abs)min $=\mathrm{tCL}(\mathrm{abs}) \min -0.05=\mathrm{tQSL}(\mathrm{abs}) \min$

### 13.2.4 Clock jitter effects on Write timing parameters

### 13.2.4.1 tDS, tDH

These parameters are measured from a data signal ( $D M n, D Q m .: n=0,1,2,3 . m=0-31$ ) transition edge to its respective data strobe signal ( $D Q S n \_t$, DQSn_c : $n=0,1,2,3$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the data strobe signal crossing that latches the data. Regardless of clock jitter values, these values shall be met.

### 13.2.4.2 tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx_t, DQSx_c) crossing to its respective clock signal (CK_t/CK_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT (per)), as the setup and hold of the data strobes are relative to the corresponding clock signal crossing. Regardless of clock jitter values, these values shall be met.

### 13.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx_t, DQSx_c) crossing to the subsequent clock signal (CK_t/CK_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per), act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$
\begin{aligned}
& t D Q S S(\text { min }, \text { derated })=0.75-\frac{t J I T(\text { per }), \text { act }, \min -t J I T(\text { per }), \text { allowed }, \text { min }}{t C K(\text { avg })} \\
& t D Q S S(\text { max }, \text { derated })=1.25-\frac{t J I T(\text { per }), \text { act }, \text { max }-t J I T(\text { per }), \text { allowed }, \text { max }}{t C K(\text { avg })}
\end{aligned}
$$

For example,
if the measured jitter into an LPDDR4 device has $\mathrm{tCK}(\mathrm{avg})=625 \mathrm{ps}$, tJIT (per), act, $\mathrm{min}=-\mathrm{xxps}$, and $\mathrm{tJIT}(\mathrm{per})$,act, $\mathrm{max}=+\mathrm{xx} \mathrm{ps}$, then:
tDQSS, (min,derated) $=0.75-(-x x+y y) / 625=x x x x$ tCK(avg)
tDQSS, $($ max, derated $)=1.25-(x x . y y) / 625=x x x x$ tCK(avg)

### 13.3 LPDDR4 Refresh Requirement

[Table 63] LPDDR4 Refresh Requirement Parameters per density for Dual Channel SDRAM devices

| Parameter | Symbol | 16Gb | Unit |
| :---: | :---: | :---: | :---: |
| Density per Channel |  | 8Gb |  |
| Number of Banks per Channel |  | 8 |  |
| Refresh Window $\text { Tcase } \leq 85^{\circ} \mathrm{C}$ | $t_{\text {REFW }}$ | 32 | ms |
| Refresh Window 1/2-Rate Refresh | $t_{\text {REFW }}$ | 16 | ms |
| Refresh Window 1/4-Rate Refresh | $t_{\text {REFW }}$ | 8 | ms |
| Required number of REFRESH commands in a treFw window (min) | R | 8,192 | - |
| Average Refresh Internal | $\mathrm{t}_{\text {REFI }}{ }^{3)}$ | 3.904 | us |
|  | $\mathrm{t}_{\text {REFIpb }}$ | 488 | ns |
| Refresh Cycle time (All Banks) | $\mathrm{t}_{\text {RFCab }}$ | 280 | ns |
| Refresh Cycle time (Per Bank) | $\mathrm{t}_{\mathrm{RFCpb}}$ | 140 | ns |
| Per-bank Refresh to Per-bank Refresh different bank Time | $\mathrm{t}_{\mathrm{pbR2pbR}}$ | 90 | ns |

## NOTE :

1) Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.
2) Self refresh abort feature is available for higher density devices starting with 12Gb dual channel device and 6Gb single channel device and tXSR_abort(min) is defined as tRFCpb +17.5 ns .
3) $\mathrm{t}_{\text {REFI }}$ values for all bank refresh is $\mathrm{Tc}=-25 \sim 85^{\circ} \mathrm{C}$, Tc means Operating Case Temperature.

### 13.4 AC Timing

## [Table 64] LPDDR4 AC Timing Table

| Parameter | Symbol | Min/ <br> Max | LPDDR4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 3200Mbps | 3733Mibps |  |
| Maximum clock frequency |  | $\sim$ | 1600 | 1866 | MHz |
| Clock Timing |  |  |  |  |  |
| Average Clock Period | $\mathrm{t}_{\text {CK(avg) }}$ | MIN | 0.625 | 0.536 | ns |
|  |  | MAX | 100 |  |  |
| Average HIGH pulse width | $\mathrm{t}_{\mathrm{CH}(\mathrm{avg})}$ | MIN | 0.45 |  | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
|  |  | MAX | 0.55 |  |  |
| Average LOW pulse width | ${ }^{\text {t }}$ ( ${ }^{\text {(avg) }}$ | MIN | 0.45 |  | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
|  |  | MAX | 0.55 |  |  |
| Absolute clock period | ${ }^{\text {t }}$ (Kabs) | MIN | $\mathrm{t}_{\text {CK }}(\mathrm{avg}) \mathrm{I}$ | (per) MIN | ns |
| Absolute HIGH clock pulse wid |  | MIN |  |  | g) |
| 俍 | ${ }^{\text {ch(abs) }}$ | MAX |  |  | (avg) |
| Absolute LOW clock pulse width |  | MIN |  |  | (avg) |
| ( | ${ }^{\text {ctabs }}$ (ab | MAX |  |  | (avg) |
| Clock period jitter |  | MIN | -40 | -36 |  |
| period jiter | JIT(per) | MAX | 40 | 36 | ps |
| Maximum Clock Jitter between two consecutive cycles | $\mathrm{t}_{\mathrm{JIT}(\mathrm{cc})}$ | MAX | 80 | 72 | ps |
| D | $\mathrm{t}_{\mathrm{JIT} \text { (dut }}$ | MIN | $\min \left(\left(\mathrm{t}_{\mathrm{CH}}(\mathrm{abs})\right.\right.$ ( $\mathrm{t}_{\mathrm{CL}}$ (abs), min - | $\begin{aligned} & \mathrm{CH}(\mathrm{avg}), \mathrm{min}), \\ & \min )) \times \mathrm{t}_{\mathrm{CK}}(\mathrm{avg}) \end{aligned}$ |  |
|  | allowed | MAX | $\begin{aligned} & \quad \max \left(\left(\mathrm{t}_{\mathrm{CH}}(\mathrm{abs}\right.\right. \\ & \left(\mathrm{t}_{\mathrm{CL}}(\mathrm{abs}), \max -\right. \end{aligned}$ | $\begin{aligned} & \mathrm{CH}(\mathrm{avg}), \max ), \\ & \max )) \times \mathrm{t}_{\mathrm{CK}}(\mathrm{avg}) \end{aligned}$ |  |


| Core AC Parameters for $\times 16$ mode ${ }^{17)}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| READ latency (no DBI) | RL | MIN | 28 32 | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| WRITE latency (set A) | WL | MIN | 14 16 | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| ACTIVATE-to-ACTIVATE command period (same bank) | $\mathrm{t}_{\mathrm{RC}}$ | MIN | $t_{R A S}+t_{R P a b}$ (with all-bank precharge) <br> $t_{R A S}+t_{R P p b}$ (with per-bank precharge) | ns |
| Minimum Self-Refresh Time (Entry to Exit) | $t_{\text {SR }}$ | MIN | max(15ns, 3tCK) | ns |
| SELF REFRESH exit to next valid command delay | ${ }^{\text {t }}$ (SR | MIN | Max (t ${ }_{\text {RFCab }}+7.5 \mathrm{~ns}, 2 \mathrm{tCK}$ ) | ns |
| Exit power down to next valid command delay | $t_{X P}$ | MIN | Max(7.5ns, 5tCK) | ns |
| CAS-to-CAS delay | $\mathrm{t}_{\mathrm{CCD}}$ | MIN | BL/2 | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| CAS to CAS delay Masked Write | $\mathrm{t}_{\text {CCDMw }}{ }^{31)}$ | MIN | $4 \times \mathrm{t}_{\text {CCD }}$ | $\mathrm{t}_{\mathrm{CK}}$ (avg) |
| Internal READ to PRECHARGE command delay | $\mathrm{t}_{\text {RTP }}$ | MIN | Max(7.5ns, 8tCK) | ns |
| RAS-to-CAS delay | $t_{\text {RCD }}$ | MIN | Max (18ns, 4tCK) | ns |
| Row Precharge Time (single bank) | $\mathrm{t}_{\mathrm{RPpb}}$ | MIN | Max (18ns, 4tCK) | ns |
| Row Precharge Time (all banks) | $\mathrm{t}_{\mathrm{RPab}}$ | MIN | Max(21ns, 4tCK) | ns |
| Row active time | $t_{\text {RAS }}$ | MIN | Max(42ns, 3tCK) | ns |
|  |  | MAX | min $\left(9 \times t_{\text {REFI }} \times\right.$ Refresh Rate $\left.\left.{ }^{19}\right), 70.2\right)$ | us |
| WRITE recovery time | $t_{\text {WR }}$ | MIN | Max(18ns, 6tCK) | ns |
| WRITE-to-READ delay | $t_{\text {WTR }}$ | MIN | Max(10ns, 8tCK) | ns |
| Active bank-A to Active bank-B | $\mathrm{t}_{\text {RRD }}$ | MIN | Max(10ns, 4tCK) | ns |
| Precharge to Precharge Delay | $t_{\text {PPD }}{ }^{33)}$ | MIN | 4 | tCK |
| Four-bank ACTIVATE Window | $\mathrm{t}_{\text {FAW }}$ | MIN | 40 | ns |
| CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH) | $\mathrm{t}_{\text {CKELPD }}$ | MIN | Max(7.5ns, 3tCK) | ns |


| Parameter | Symbol | Min/ <br> Max | LPDDR4 | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 3200Mbps ${ }^{\text {3733Mbps }}$ |  |
| Read preamble | $\mathrm{t}_{\text {RPRE }}{ }^{5), 8)}$ | MIN | 2.0 | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| 0.5 tCK Read postamble | $\mathrm{t}_{\text {RPST }}{ }^{5), 9)}$ | MIN | 0.5 | $\mathrm{t}_{\text {CK }}(\mathrm{avg})$ |
| 1.5 tCK Read postamble | $\mathrm{t}_{\text {RPST }}$ | MIN | 1.5 | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| DQ low-impedance time from CK_t, CK_c | $\mathrm{t}_{\text {LZ(DQ) }}{ }^{5)}$ | MIN | $\left(\mathrm{RL} \times \mathrm{t}_{\text {CK }}\right)+\mathrm{t}_{\text {DQSCK(Min) }}-200 \mathrm{ps}$ | ps |
| DQ high impedance time from CK_t, CK_c | $t_{\text {HZ(DQ) }}{ }^{5)}$ | MAX | $\begin{gathered} \left(R L \times t_{\mathrm{CK}}\right)+\mathrm{t}_{\mathrm{DQSCK}(\mathrm{Max})}+\mathrm{t}_{\mathrm{DQSQ}(\mathrm{Max})}+ \\ \left(\mathrm{BL} / 2 \times \mathrm{t}_{\mathrm{CK}}\right)-100 \mathrm{ps} \end{gathered}$ | ps |
| DQS_c low-impedance time from CK_t, CK_c | $t_{L Z(\text { (DQS })}{ }^{5}$ | MIN | $\begin{gathered} \left(R L \times t_{C K}\right)+t_{\text {DQSCK }}(\operatorname{Min})-\left(t_{\text {PRE }}(\operatorname{Max})\right. \\ 200 \mathrm{ps} \end{gathered}$ | ps |
| DQS_c high impedance time from CK_t, CK_c | $\mathrm{t}_{\mathrm{HZ} \text { (DQS) }}{ }^{5}$ | MAX | $\begin{gathered} \left(\mathrm{RL} \times \mathrm{t}_{\mathrm{CK}}\right)+\mathrm{t}_{\mathrm{DQSCK}(\mathrm{Max})}+\left(\mathrm{BL} / 2 \times \mathrm{t}_{\mathrm{CK}}\right)- \\ \left(\mathrm{RPST}(\mathrm{Max}) \times \mathrm{t}_{\mathrm{CK}}\right)-100 \mathrm{ps} \end{gathered}$ | ps |
| DQS-DQ skew | ${ }^{\text {t }}$ QSQ | MAX | 0.18 | UI |
| tDQSCK AC Parameters |  |  |  |  |
| DQS output access time from CK_t/CK_c | $t_{\text {DQSCK }}{ }^{14)}$ | MIN | 1500 | ps |
|  |  | MAX | 3500 |  |
| DQS output access time from CK_t/CK_c temperature variation | tDQSCK_temp ${ }^{15}$ | MAX | 4 | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |
| DQS output access time from CK_t/CK_c voltage variation | $t_{\text {DQSCK_volt }}{ }^{16)}$ | MAX | 7 | ps/mV |
| CK to DQS rank to rank variation | tDQSCK_rank2ran ${ }_{k}^{22), 23)}$ | MAX | 1.0 | ns |
| Self Refresh Parameters |  |  |  |  |
| Delay from SRE command to CKE Input low | $t_{\text {ESCKE }}{ }^{24)}$ | MIN | $\operatorname{Max}(1.75 \mathrm{~ns}, 3 \mathrm{tCK})$ | ns |
| Minimum Self Refresh Time | $\mathrm{t}_{\mathrm{SR}}{ }^{24)}$ | MIN | Max(15ns, 3tCK) | ns |
| Exit Self Refresh to Valid commands | $\mathrm{t}_{\mathrm{XSR}}{ }^{24), 25)}$ | MIN | Max(tRFCab + 7.5ns, 2tCK) | ns |
| WRITE AC Parameters ${ }^{4}$ |  |  |  |  |
| Write command to $1^{\text {st }}$ DQS latching | $\mathrm{t}_{\text {DQSS }}$ | MIN | 0.75 | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
|  |  | MAX | 1.25 |  |
| DQS input high-level width | $\mathrm{t}_{\text {DQSH }}$ | MIN | 0.4 | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| DQS input low-level width | $t_{\text {DQSL }}$ | MIN | 0.4 | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| DQS falling edge to CK setup time | $\mathrm{t}_{\text {DSS }}$ | MIN | 0.2 | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| DQS falling edge hold time from CK | $\mathrm{t}_{\text {DSH }}$ | MIN | 0.2 | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| Write preamble | $t_{\text {WPRE }}$ | MIN | 2.0 | $\mathrm{t}_{\text {CK }}(\mathrm{avg})$ |
| 0.5 tCK Write postamble | $t_{\text {WPST }}{ }^{21)}$ | MIN | 0.5 | $\mathrm{t}_{\text {CK }}(\mathrm{avg})$ |
| 1.5 tCK Write postamble | $\mathrm{t}_{\text {WPST }}{ }^{21)}$ | MIN | 1.5 | $\mathrm{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| ZQ Calibration Parameters |  |  |  |  |
| ZQ Calibration | $\mathrm{t}_{\text {ZQCAL }}$ | MIN | 1 | us |
| ZQ Calibration Values Latch Time | $\mathrm{t}_{\text {ZQLAT }}$ | MN | Max (30ns, 8tCK) | ns |
| ZQ Calibration RESET time | tzQRESET | MIN | Max (50ns, 3tCK) | ns |
| Power Down Parameters |  |  |  |  |
| CKE minimum pulse width (HIGH and LOW pulse width) | ${ }^{\text {t CKE }}$ | MIN | max(7.5ns, 4tCK) | - |
| Delay from Valid command to CKE Input low | $\mathrm{t}_{\text {CMDCKE }}{ }^{26)}$ | MIN | $\operatorname{Max}(1.75 \mathrm{~ns}, 3 \mathrm{tCK})$ | ns |
| Valid Clock Requirement after CKE Input Low | $\mathrm{t}_{\text {CKELCK }}{ }^{26)}$ | MIN | $\operatorname{Max}(5 \mathrm{~ns}, 5 \mathrm{tCK})$ | ns |
| Valid CS Requirement before CKE Input Low | $\mathrm{t}_{\text {CSCKE }}$ | MIN | 1.75 | ns |
| Valid CS Requirement after CKE Input Low | $\mathrm{t}_{\text {CKELCS }}$ | MIN | Max(5ns,5tCK) | ns |
| Valid Clock Requirement before CKE Input High | $\mathrm{t}_{\text {CKCKEH }}{ }^{26)}$ | MIN | $\operatorname{Max}(1.75 \mathrm{~ns}, 3 \mathrm{tCK})$ | -ns |


| Parameter | Symbol | Min/ Max | LPDDR4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 3200Mbps | 3733Mbps |  |
| Exit power- down to next valid command delay | $t_{X P}{ }^{26)}$ | MIN | Max(7.5ns, 5tCK) |  | ns |
| Valid CS Requirement before CKE Input High | $\mathrm{t}_{\text {CSCKEH }}$ | MIN | 1.75 |  | ns |
| Valid CS Requirement after CKE Input High | $\mathrm{t}_{\text {CKEHCS }}$ | MIN | Max(7.5ns,5tCK) |  | ns |
| Valid Clock and CS Requirement after CKE Input low after MRW Command | $\mathrm{t}_{\text {MRWCKEL }}{ }^{26)}$ | MIN | $\operatorname{Max}(14 \mathrm{~ns}, 10 \mathrm{tCK})$ |  | ns |
| Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command | $t_{\text {ZQCKE }}{ }^{26)}$ | MIN | $\operatorname{Max}(1.75 \mathrm{~ns}, 3 \mathrm{tCK})$ |  | ns |
| Command Address Input Parameters ${ }^{\text {4) }}$ |  |  |  |  |  |
| Rx Mask voltage - p-p | VcIVW | MAX | 155 | 150 | mV |
| Rx timing window | TcIVW | MAX | 0.3 |  | Ul* |
| CA AC input pulse amplitude pk-pk | VIHL_AC | MIN | 190 | 180 | mV |
| CA input pulse width | TcIPW | MIN | 0.6 |  | UI* |
| Input Slew Rate over VcIVW | SRIN_cIVW | MIN | 1 |  | V/ns |
|  |  | MAX |  |  |  |
| Mode Register Read/Write AC Timing |  |  |  |  |  |
| Additional time after tXP has expired until MRR command | $\mathrm{t}_{\text {MRRI }}$ | MIN | $\mathrm{t}_{\mathrm{RCD}}+3 \mathrm{nCK}$ |  | - |
| MODE REGISTER READ command period | $\mathrm{t}_{\text {MRR }}$ | MIN | 8 |  | nCK |
| MODE REGISTER WRITE command period | $\mathrm{t}_{\text {MRW }}$ | MIN | $\operatorname{Max}(10 \mathrm{~ns}, 10 \mathrm{nCK})$ |  | - |
| Mode register set command delay | $\mathrm{t}_{\text {MRD }}$ | MIN | Max(14ns, 10tCK) |  | - |
| Boot Parameters (10 MHz - 55 MHz$)^{\text {11), 12), 13) }}$ |  |  |  |  |  |
| Clock Cycle Time | $\mathrm{t}_{\mathrm{CKb}}$ | max | 100 |  | ns |
|  |  | MIN | 18 |  |  |
| Address \& Control Input Setup Time | $\mathrm{t}_{\text {ISb }}$ | MIN | 1150 |  | ps |
| Address \& Control Input Hold Time | $\mathrm{t}_{\mathrm{IHb}}$ | MIN | 1150 |  | ps |
| DQS Output Data Access Time from CK_t/CK_c | $\mathrm{t}_{\text {DQSCKb }}$ | MIN | 2.0 |  | ns |
|  |  | MAX | 10.0 |  |  |
| Data Strobe Edge to Output Data Edge | $\mathrm{t}_{\text {DQSQb }}$ | MAX | 1.2 |  | ns |
| Command Bus Training AC Parameters |  |  |  |  |  |
| Valid Clock Requirement after CKE Input low | $\mathrm{t}_{\text {CKELCK }}$ | MIN | Max(5ns, 5nCK) |  | tCK |
| Data Setup for VREF Training Mode | $\mathrm{t}_{\text {DStrain }}$ | MIN | 2 |  | ns |
| Data Hold for VREF Training Mode | $t_{\text {DHtrain }}$ | MIN | 2 |  | ns |
| Asynchronous Data Read | $\mathrm{t}_{\text {ADR }}$ | MAX | 20 |  | ns |
| CA Bus Training command to CA Bus Training command delay | $\mathrm{t}_{\text {CACD }}{ }^{29)}$ | MIN | $\mathrm{RU}\left(\mathrm{t}_{\mathrm{ADR}} / \mathrm{t}_{\mathrm{CK}}\right)$ |  | tCK |
| Valid Strobe Requirement before CKE Low | $\mathrm{t}_{\text {DQSCKE }}{ }^{30)}$ | MIN | 10 |  | ns |
| First CA Bus Training Command Following CKE LOW | $\mathrm{t}_{\text {CAENT }}$ | MIN | 250 |  | ns |
| VREF Step Time-multiple steps | t ${ }_{\text {VREFCA_LONG }}$ | MAX | 250 |  | ns |
| VREF Step Time-one step | tVREFCA_SHORT | MAX | 80 |  | ns |
| Valid Clock Requirement before CS High | $\mathrm{t}_{\text {CKPRECS }}$ | MIN | $2 \mathrm{t}_{\mathrm{CK}}+\mathrm{t}_{\mathrm{XP}}\left(\mathrm{t}_{\mathrm{XP}}=\max (7.5 \mathrm{~ns}, 5 \mathrm{nCK})\right)$ |  | - |
| Valid Clock Requirement after CS High | $\mathrm{t}_{\text {CKPSTCS }}$ | MIN | $\max (7.5 \mathrm{~ns}, 5 \mathrm{nCK})$ |  | - |
| Minimum delay from CS to DQS toggle in command bus training | $\mathrm{t}_{\text {CS_VREF }}$ | MIN | 2 |  | tCK |
| Minimum delay from CKE High to Strobe High Impedance | $\mathrm{t}_{\text {CKEHDQS }}$ | - | 10 |  | ns |
| Valid Clock Requirement before CKE Input High | $\mathrm{t}_{\text {CKCKEH }}$ | MIN | $\operatorname{Max}(1.75 \mathrm{~ns}, 3 \mathrm{tCK})$ |  |  |
| CA Bus Training CKE High to DQ Tri-state | $\mathrm{t}_{\text {MRZ }}$ | MIN | 1.5 |  | ns |
| ODT turn-on Latency from CKE | $\mathrm{t}_{\text {CKELODTon }}$ | MIN | 20 |  | ns |
| ODT turn-off Latency from CKE | $\mathrm{t}_{\text {CKELODToff }}$ | MIN | 20 |  | ns |


| Parameter | Symbol | Min/ <br> Max | LPDDR4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 3200Mbps | 3733Mbps |  |
| Exit Command Bus Training Mode to next valid command delay ${ }^{32)}$ | ${ }^{\text {t }}$ CBBT_Short | MIN | Max(5nCK, 200ns) |  | - |
|  | t XCBT_Middle | MIN | Max(5nCK, 200ns) |  | - |
|  | ${ }^{\text {t XCBT_Long }}$ | MIN | Max(5nCK, 250ns) |  | - |
| Write Leveling Parameters |  |  |  |  |  |
| DQS_t/DQS_c delay after write leveling mode is programmed | ${ }^{\text {twLDQSEN }}$ | MIN | 20 |  | tCK |
| Write preamble for Write Leveling | ${ }^{\text {t WLWPRE }}$ | MIN | 20 |  | tCK |
| First DQS_t/DQS_c edge after write leveling mode is programmed | $t_{\text {WLMRD }}$ | MIN | 40 |  | tCK |
| Write leveling output delay | $\mathrm{t}_{\text {WLO }}$ | MAX | 20 |  | ns |
| Mode register set command delay | $\mathrm{t}_{\text {MRD }}$ | MIN | Max(14ns, 10tCK) |  | ns |
| Valid Clock Requirement before DQS Toggle | $\mathrm{t}_{\text {CKPRDQS }}$ | MIN | Max(7.5ns, 4tCK) |  | - |
| Valid Clock Requirement after DQS Toggle | $\mathrm{t}_{\text {CKPSTDQS }}$ | MIN | Max(7.5ns, 4tCK) |  | - |
| Write leveling hold time | $t_{\text {WLH }}{ }^{27)}$ | MIN | 75 | 60 | ps |
| Write leveling setup time | $t_{W L S}{ }^{27)}$ | MIN | 75 | 60 | ps |
| Write leveling input valid window | $t_{\text {WLIVW }}{ }^{28)}$ | MIN | 120 | 100 | ps |
| Temperature De-Rating AC Timing ${ }^{\text {20) }}$ |  |  |  |  |  |
| DQS output access time from CK_t/CK_c (derated) | $\mathrm{t}_{\text {DQSCK }}$ | MAX | 3600 |  | ps |
| RAS-to-CAS delay (derated) | $\mathrm{t}_{\mathrm{RCD}}$ | MIN | $\mathrm{t}_{\mathrm{RCD}}+1.875$ |  | ns |
| ACTIVATE-to- ACTIVATE command period (derated) | $\mathrm{t}_{\mathrm{RC}}$ | MIN | $\mathrm{t}_{\mathrm{RC}}+3.75$ |  | ns |
| Row active time (derated) | $\mathrm{t}_{\text {RAS }}$ | MIN | $\mathrm{t}_{\text {RAS }}+1.875$ |  | ns |
| Row precharge time (derated) | $\mathrm{t}_{\mathrm{RP}}$ | MIN | $\mathrm{t}_{\mathrm{RP}}+1.875$ |  | ns |
| Active bank A to active bank B (derated) | $\mathrm{t}_{\mathrm{RRD}}$ | MIN | $\mathrm{t}_{\mathrm{RRD}}+1.875$ |  | ns |

## NOTE :

1) Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.
2) All AC timings assume an input slew rate of $T B D V / n s$.
3) Measured with $4 \mathrm{~V} / \mathrm{ns}$ differential CK t/CK c slew rate and nominal VIX.
4) READ, WRITE, and Input setup and hold values are referenced to $V_{\text {REF }}$.
5) For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold ( $\mathrm{V}_{\mathrm{TT}}$ ). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Operating and Timing [Burst Read:RL=12, BL=8, tDQSCK<tCK] shows a method to calculate the point when device is no longer driving $t H Z(D Q S)$ and $t H Z(D Q)$, or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
6) Output Transition Timing


Start driving point $=2 \times \mathrm{T} 1-\mathrm{T} 2$
End driving point $=2 \times$ T1 - T2
7)The parameters $\operatorname{tLZ}(\mathrm{DQS})$, $\mathrm{tLZ}(\mathrm{DQ})$, $\mathrm{tHZ}(\mathrm{DQS})$, and $\mathrm{tHZ}(\mathrm{DQ})$ are defined as single-ended. The timing parameters $\operatorname{tRPRE}$ and RRPS are determined from the differential signal DQS t-DQS c.
8) Measured from the point when DQS_t/DQS_c begins driving the signal to the point when DQS_t/DQS_c begins driving the first rising strobe edge. See Pre and Post-amble section in Operating \& Timing spec
9) Measured from the last falling strobe edge of DQS_t/DQS_c to the point when DQS_t/DQS_c finishes driving the signal
10) Input set-up/hold time for signal (CA[9:0], CS).
11) To ensure device operation before the device is configured, a number of $A C$ boot-timing parameters are defined in this table. Boot parameter symbols have the letter $b$ appended (for example, tCK during boot is tCKb).
12) The LPDDR4 device will set some default values upon receiving a RESET (MRW) command as specified in "Definition".
13) The output skew parameters are measured with default output impedance settings using the reference load.
14) Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies $>20 \mathrm{MHz}$ and max voltage of 45 mV pk-pk from $\mathrm{DC}-20 \mathrm{MHz}$ at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
15) tDQSCK_temp max delay variation as a function of Temperature.
16) tDQSCK_volt max delay variation as a function of DC voltage variation for VDDQ and VDD2. $\mathrm{t}_{\mathrm{DQSCK}}$ volt should be used to calculate timing variation due to VDDQ and VDD2 noise $<20 \mathrm{MHz}$. Host controller do not need to account for any variation due to VDDQ and VDD2 noise > 20 MHz . The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the Max[abs\{tDQSCKmin@V1-tDQSCKmax@V2\}, abs\{tDQSCKmax@V1-tDQSCKmin@V2\}]/ abs\{V1-V2\}. For tester measurement VDDQ = VDD2 is assumed.
17) Precharge to precharge timing restriction does not apply to Auto-Precharge commands
18) $\operatorname{tXSR} / t X P / t Z Q L A T$ are defined as "to the first rising clock edge next valid command".
19) Refresh Rate is specified by MR4, OP[2:0].
20) Timing derating applies for operation at $85^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.
21) The length of Write Postamble depends on MR3 OP1 setting
22) The same voltage and temperature are applied to t DQS2CK rank2rank. $^{2}$
23) $t_{\text {DQSCK_rank2rank }}$ parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
24) Delay time has to satisfy both analog time(ns) and clock count(tCK). It means that tesCKE will not expire until CK has toggled through at least 3 full cycles ( 3 *tCK) and 1.75 ns has transpired. The case which 3 tCK is applied to is shown below.


Figure 23. $\mathrm{t}_{\text {ESCKE }}$ Timing
25) MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.
26) Delay time has to satisfy both analog time(ns) and clock count(nCK). For example, $\mathrm{t}_{\mathrm{CMDCKE}}$ will not expire until CK has toggled through at least 3 full cycles ( 3 *tCK) and 1.75 ns has transpired. The case which 3 nCK is applied to is shown below.

27) In addition to the traditional setup and hold time specifications above, there is value in a input valid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.
28) $t_{\text {WLIVW }}$ is defined in a similar manner to tdIVW_Total, except that here it is a DQS input valid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling input valid window. The DQS input mask for timing with respect to CK is shown in Figure 25. The "total" mask (tWLIVW) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.

DQS_t/DQS_c and CK_t/CK_c at DRAM Latch


Figure 25. DQS_t/DQS_c to CK_t/CK_c timings at the DRAM pins referenced from the internal latch
29) If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
30) DQS_t has to retain a low level during $t_{\text {DQSCKE }}$ period, as well as DQS_c has to retain a high level.
31) See Masked Write Operation for detail.
32) Exit Command Bus Training Mode to next valid command delay Time depends on value of $V_{\text {REF }}(C A)$ setting: MR12 OP[5:0] and $V_{\text {REF }}(C A)$ Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in tFC value mapping table. Additionally exit Command Bus Training Mode to next valid command delay Time may affect $V_{R E F}(D Q)$ setting. Settling time of $\mathrm{V}_{\text {REF }}(\mathrm{DQ})$ level is same as $\mathrm{V}_{\text {REF }}(\mathrm{CA})$ level.
33) Precharge to precharge timing restriction does not apply to Auto-Precharge commands.

### 13.5 CA Rx Voltage and Timing

The command and address(CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.
The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.


Figure 26. CA Receiver ( Rx ) mask


Figure 27. Across pin $\mathrm{V}_{\text {REFCA }}$ voltage variation
Vcent_CA(pin avg) is defined as the midpoint between the largest Vcent_CA voltage level and the smallest Vcent_CA voltage level across all CA and CS pins for a given DRAM component. Each CA Vcent level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in Figure 27. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.

## CK_t, CK_c Data-in at DRAM Pin <br> Minimum CA Eye center aligned



TcIVW for all CA signals is defined as centered on the CK_t/CK_c crossing at the DRAM pin.

Figure 28. CA Timings at the DRAM pins
All of the timing terms in Figure 28. are measured from the CK_t/CK_c to the center(midpoint) of the TcIVW window taken at the VcIVW_total voltage levels centered around Vcent_CA(pin mid).


Figure 29. CA TcIPW and SRIN_cIVW definition (for each input pulse)
NOTE:

1) $\operatorname{SRIN} \_c I V W=V c I V W \_T o t a l /(t r ~ o r ~ t f), ~ s i g n a l ~ m u s t ~ b e ~ m o n o t o n i c ~ w i t h i n ~ t r ~ a n d ~ t f ~ r a n g e . ~$

[Table 65] DRAM CMD/ADR, CS

| Symbol | Parameter | DQ-1333 A) |  | DQ-1600/1866 |  | DQ-3200 |  | DQ-3733 |  | Unit | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | max | min | max | min | max | min | max |  |  |
| VcIVW | Rx Mask voltage - $\mathrm{p}-\mathrm{p}$ | - | 175 | - | 175 | - | 155 | - | 150 | mV | 1,2,3 |
| TcIVW | Rx timing window | - | 0.3 | - | 0.3 | - | 0.3 | - | 0.3 | UI* | 1,2,3 |
| VIHL_AC | CA AC input pulse amplitude pk-pk | 210 | - | 210 | - | 190 | - | 180 | - | mV | 4,7 |
| TcIPW | CA input pulse width | 0.55 | - | 0.55 | - | 0.6 | - | 0.6 | - | UI* | 5 |
| SRIN_cIVW | Input Slew Rate over VcIVW | 1 | 7 | 1 | 7 | 1 | 7 | 1 | 7 | V/ns | 6 |

* Ul=tCK(avg)min


## NOTE :

1) CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
2) Rx mask voltage VcIVW total(max) must be centered around Vcent_CA (pin_mid).
3) Vcent_CA must be within the adjustment range of the CA internal Vref.
4) CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_CA(pin mid) such that VIHL_AC/2 min must be met both above and below Vcent_CA.
5) CA only minimum input pulse width defined at the Vcent_CA (pin mid).
6) Input slew rate over VcIVW Mask centered at Vcent_CA (pin mid).
7) VIHL_AC does not have to be met when no transitions are occurring.
A) The following Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the TcIVW(ps) $=450 \mathrm{ps}$ at or below 1333 operating frequencies.

### 13.6 DRAM Data Timing



Figure 31. Read data timing definitions $t$ QH and $t D Q S Q$ across on $D Q$ signals per DQS group


Figure 32. Read data timing tQW valid window defined per DQ signal
[Table 66] Read output timings

| Parameter | Symbol | $\begin{aligned} & \text { LPDDR4-1600/ } \\ & 1866 \end{aligned}$ |  | $\begin{aligned} & \text { LPDDR4-2133/ } \\ & 2400 \\ & \hline \end{aligned}$ |  | LPDDR4-3200 |  | LPDDR4-3733 |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Data Timing |  |  |  |  |  |  |  |  |  |  |  |
| DQS_t, DQS_c to DQ Skew total, per group, per access (DBI-Disabled) | $t_{\text {DQSQ }}$ | - | 0.18 | - | 0.18 | - | 0.18 | - | 0.18 | UI |  |
| DQ output hold time total from DQS_t, DQS_c (DBI-Disabled) | $\mathrm{t}_{\text {QH }}$ | $\begin{gathered} \min \left(t_{\mathrm{QS}}\right. \\ \left.\mathrm{H}, \mathrm{t}_{\mathrm{QSL}}\right) \end{gathered}$ | - | $\begin{aligned} & \min \left(t_{Q S}\right. \\ & \left.H, t_{Q S L}\right) \end{aligned}$ | - | $\begin{aligned} & \min \left(t_{\mathrm{QS}}\right. \\ & \left.\mathrm{H}, \mathrm{t}_{\mathrm{QSL}}\right) \end{aligned}$ | - | $\begin{aligned} & \min \left(t_{Q S}\right. \\ & \left.H, t_{Q S L}\right) \end{aligned}$ | - | UI |  |
| DQ output window time total, per pin (DBI-Disabled) | $t_{\text {QW_total }}$ | 0.75 | - | 0.73 | - | 0.7 | - | 0.7 | - | UI | 3 |
| DQ output window time deterministic, per pin (DBI-Disabled) | $\mathrm{t}_{\text {QW_dj }}$ | - | TBD | - | TBD | - | TBD | - | TBD | UI | 2,3 |
| DQS_t, DQS_c to DQ Skew total, per group, per access (DBI-Enabled) | $\underset{1}{\mathrm{t}_{\mathrm{DQSQ}}}$ | - | 0.18 | - | 0.18 | - | 0.18 | - | 0.18 | UI |  |
| DQ output hold time total from DQS_t, DQS_c (DBI-Enabled) | $\mathrm{t}_{\text {QH_DBI }}$ | min ( $\mathrm{t}_{\mathrm{OSH}} \mathrm{DBB}$, $\mathrm{t}_{\text {QSL_DBI }}$ ) | - | min ( $\mathrm{t}_{\text {QSH_DBI }}$, $\mathrm{t}_{\mathrm{QSL}}$ _DBI) | - | min (tosh_dBl, $\left.\mathrm{t}_{\text {QSL_DBI }}\right)$ | - | min (t ${ }_{\text {QSH_DBB }}$, $\left.\mathrm{t}_{\text {QSL_DBI }}\right)$ | - | UI |  |
| DQ output window time total, per pin (DBI-Enabled) | $\begin{gathered} \mathrm{t}_{\mathrm{QW} \text { _total_ }} \\ \text { DBI } \\ \hline \end{gathered}$ | 0.75 | - | 0.73 | - | 0.7 | - | 0.7 | - | UI | 3 |
| Data Strobe Timing |  |  |  |  |  |  |  |  |  |  |  |
| DQS_t, DQS_c differential output low time (DBI-Disabled) | $\mathrm{t}_{\text {QSL }}$ | $\begin{gathered} \mathrm{t}_{\mathrm{CL}(\mathrm{abs})^{-}} \\ 0.05 \\ \hline \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{CL}(\mathrm{abs})^{-}} \\ 0.05 \\ \hline \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{tL}(\mathrm{abs})^{-}} \\ 0.05 \\ \hline \end{gathered}$ | - | $\begin{array}{c\|} \mathrm{t}_{\mathrm{t} L(\mathrm{abs})^{-}} \\ 0.05 \\ \hline \end{array}$ | - | $\mathrm{t}_{\mathrm{CK}(\mathrm{avg})}$ | 3,4 |
| DQS_t, DQS_c differential output high time (DBI-Disabled) | $\mathrm{t}_{\text {QSH }}$ | $\begin{gathered} \mathrm{t}_{\mathrm{CH}(\mathrm{abs})^{-}} \\ 0.05 \\ \hline \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{CH}(\mathrm{abs})^{-}} \\ 0.05 \\ \hline \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{CH}(\mathrm{abs})^{-}} \\ 0.05 \\ \hline \end{gathered}$ | - | $\begin{array}{\|c\|} \mathrm{t}_{\mathrm{CH}(\mathrm{abs})^{-}} \\ 0.05 \\ \hline \end{array}$ | - | $\mathrm{t}_{\mathrm{CK}(\mathrm{avg})}$ | 3,5 |
| DQS_t, DQS_c differential output low time (DBI-Enabled) | $\mathrm{t}_{\text {QSL_DBI }}$ | $\begin{gathered} \mathrm{t}_{\mathrm{CL}(\mathrm{abs})^{-}} \\ 0.045 \\ \hline \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{CL}(\mathrm{abs})^{-}} 0.045 \\ \hline \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{CL}(\mathrm{abs})^{-}} 0.045 \\ \hline \end{gathered}$ | - | $\begin{array}{c\|} \mathrm{t}_{\mathrm{CL}(\mathrm{abs})^{-}} \\ 0.045 \\ \hline \end{array}$ | - | $\mathrm{t}_{\mathrm{CK} \text { (avg) }}$ | 4,6 |
| DQS_t, DQS_c differential output high time (DBI-Enabled) | $\mathrm{t}_{\text {QSH_DBI }}$ | $\begin{gathered} \mathrm{t}_{\mathrm{CH}(\mathrm{abs})^{-}} 0.045 \\ \hline \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{CH}(\mathrm{abs})^{-}} \\ 0.045 \\ \hline \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{CH}(\mathrm{abs})^{-}} \\ 0.045 \\ \hline \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{CH}(\mathrm{abs})^{-}} 0.045 \\ \hline \end{gathered}$ | - | $\mathrm{t}_{\mathrm{CK}(\mathrm{avg})}$ | 5,6 |

Unit UI = tCK(avg)min/2

## NOTE :

1) The deterministic component of the total timing. Measurement method tbd.
2) This parameter will be characterized and guaranteed by design.
3) This parameter is function of input clock jitter. These values assume the min $\mathrm{tCH}(\mathrm{abs})$ and $\mathrm{tCL}(\mathrm{abs})$. When the input clock jitter min $\mathrm{tCH}(\mathrm{abs})$ and $\mathrm{tCL}(\mathrm{abs})$ is 0.44 or greater of $\mathrm{tck}(\mathrm{avg})$ the min value of tQSL will be $\mathrm{tCL}(\mathrm{abs})-0.04$ and tQSH will be $\mathrm{tCH}(\mathrm{abs})-0.04$.
4) tQSL describes the instantaneous differential output low pulse width on DQS_t-DQS_c, as it measured the next rising edge from an arbitrary falling edge.
5) tQSH describes the instantaneous differential output high pulse width on DQS
6) This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04 .

### 13.7 DQ Rx Voltage And Timing

The DQ input receiver mask for voltage and timing is shown Figure 33. is applied per pin. The "total" mask (VdIVW_total, TdiVW_total) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.


Figure 33. DQ Receiver (Rx) mask


Figure 34. Across pin $\mathrm{V}_{\text {REF }} \mathrm{DQ}$ voltage variation

Vcent_DQ(pin mid) is defined as the midpoint between the largest Vcent_DQ voltage level and the smallest Vcent_DQ voltage level across all DQ pins for a given DRAM component. Each DQ Vcent is defined by the center, i.e., widest opening, of the cumulative data input eye as depicted in Figure 34 . This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.

DQ, DQS Data-in at DRAM Latch
Internal Componsite Data- Eye Center aligned to DQS


All DQ signals center aligned to the strobe at the DRAM internal latch

DQ, DQS Data-in at DRAM Pin
Non Minimum Data-Eye/ Maximum Rx Mask


Figure 35. DQ to DQS $\mathrm{t}_{\mathrm{DQS2DQ}}$ \& $\mathrm{t}_{\mathrm{DQDQ}}$ Timings at the DRAM pins referenced from the internal latch
NOTE :

1) $t_{D Q S 2 D Q}$ is measured at the center(midpoint) of the TdiVW window.
2) $D Q z$ represents the max $t_{D Q S 2 D Q}$ in this example.
3) DQy represents the min $t_{D Q S 2 D Q}$ in this example.


Figure 36. DQ TdIPW and SRIN_dIVW definition (for each input pulse)
NOTE:

1) SRIN_dIVW=VdIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.

[Table 67] DRAM DQs In Receive Mode;

| Symbol | Parameter | 1600/1866 A) |  | 2133/2400 |  | 3200 |  | 3733 |  | Unit | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | max | min | max | min | max | min | max |  |  |
| VdIVW_total | Rx Mask voltage - p-p total | - | 140 | - | 140 | - | 140 | - | 130 | mV | 1,2,3,4 |
| TdIVW_total | Rx timing window total (At VdIVW voltage levels) | - | 0.22 | - | 0.22 | - | 0.25 | - | 0.25 | UI* | 1,2,4 |
| TdIVW_1bit | Rx timing window 1 bit toggle (At VdIVW voltage levels) | - | TBD | - | TBD | - | TBD | - | TBD | UI* | 1,2,4,12 |
| VIHL_AC | DQ AC input pulse amplitude pkpk | 180 | - | 180 | - | 180 | - | 180 | - | mV | 5,13 |
| TdIPW DQ | Input pulse width (At Vcent_DQ) | 0.45 | - | 0.45 | - | 0.45 | - | 0.45 | - | UI* | 6 |
| $\mathrm{t}_{\text {DQS2DQ }}$ | DQ to DQS offset | 250 | 700 | 250 | 700 | 250 | 700 | 250 | 700 | ps | 7 |
| $\mathrm{t}_{\text {DQ2DQ }}$ | DQ to DQ offset | - | 30 | - | 30 | - | 30 | - | 30 | ps | 8 |
| $\mathrm{t}_{\text {DQS2DQ_temp }}$ | DQ to DQS offset temperature variation | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | 9 |
| $\mathrm{t}_{\text {DQS2DQ_volt }}$ | DQ to DQS offset voltage variation | - | 25 | - | 25 | - | 25 | - | 25 | ps/50mV | 10 |
| SRIN_dIVW | Input Slew Rate over VdIVW_total | 1 | 7 | 1 | 7 | 1 | 7 | 1 | 7 | V/ns | 11 |
| $t_{\text {DQS2DQ_rank2rank }}$ | DQ to DQS offset rank to rank variation | - | 200 | - | 200 | - | 200 | - | 200 | ps | 14,15,16 |

NOTE :

1) Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies $>20 M H z$ and max voltage of 45 mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
2) The design specification is a BER <tbd. The BER will be characterized and extrapolated if necessary using a dual dirac method.
3) $R x$ mask voltage VdIVW total(max) must be centered around Vcent_DQ(pin_mid).
4) Vcent_DQ must be within the adjustment range of the DQ internal Vref.
5) DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_DQ(pin_mid) such that VIHL_AC/2 min must be met both above and below Vcent_DQ
6) $D Q$ only minimum input pulse width defined at the Vcent_DQ(pin_mid).
7) DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation
8) DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
9) TDQS2DQ max delay variation as a function of temperature.
10) TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2. It includes the VDDQ and VDD2 AC noise impact for frequencies > 20MHz and max voltage of $45 \mathrm{mv} \mathrm{pk}-\mathrm{pk}$ from $\mathrm{DC}-20 \mathrm{MHz}$ at a fixed temperature on the package. For tester measurement VDDQ=VDD2 is assumed.
11) Input slew rate over VdIVW Mask centered at Vcent_DQ(pin mid).
12) Rx mask defined for a one pin toggling with other $D Q$ signals in a steady state.
13) VIHL_AC does not have to be met when no transitions are occurring.
14) The same voltage and temperature are applied to $t_{D Q S 2 D Q}$ rank2rank.
15) $t_{\text {DQS2DQ rank2rank }}$ parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
16) t DQS2DQ_rabk2rank support was added to JESD209-4B, some older devices designed to support JESD209-4 and JESD209-4A may not support this parameter. Refer to vendor datasheet.
A) The Rx voltage and absolute timing requirements apply for all DQ operating frequencies at or below 1600 for all speed bins. For example TdIVW_total(ps) $=137.5 p s$ at or below 1600 operating frequencies.

[^0]:    NOTE :

[^1]:    NOTE :

    1) MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
[^2]:    NOTE

    1) Unknown means that the device is not tested for tMAC and pass/fail value in unknown.
    2) There is no restriction to number of activates.
    3) MR24 OP $[2: 0]$ is set to ZERO
[^3]:    NOTE:

