Регистры Allwinner H616

Сокращения  |  Дерево шин  |  Карта памяти


PLL_PERI1_PAT0_CTRL_REG
3.3.4. PLL_PERI1 Pattern0 Control Register - адрес: 0x3001128 (смещение: 0x0128)

Контроллер синхрогенератора: список регистров



31 ||||||||||||||||| 16
15 ||||||||||||||||| 00

  SIG_DELT_PAT_EN

Bit 31
R/W
0x0

Sigma-Delta Pattern Enable


  SPR_FREQ_MODE

Bits 30 : 29
R/W
0x0

Spread Frequency Mode
00: DC=0
01: DC=1
10: Triangular(1 bit)
11: Triangular(n bit)


  WAVE_STEP

Bits 28 : 20
R/W
0x0

Wave Step


  SDM_CLK_SEL

Bit 19
R/W
0x0

SDM Clock Select
0: 24 MHz
1: 12 MHz
Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.


  FREQ

Bits 18 : 17
R/W
0x0

Frequency
00: 31.5 kHz
01: 32 kHz
10: 32.5 kHz
11: 33 kHz


  WAVE_BOT

Bits 16 : 0
R/W
0x0

Wave Bottom



Команда U-Boot для чтения регистра

md 3001128 1



Bit fields structure

typedef union  pll_peri1_pat0_ctrl_reg
{
  struct
  {
   unsigned wave_bot : 17;
   unsigned freq : 2;
   unsigned sdm_clk_sel : 1;
   unsigned wave_step : 9;
   unsigned spr_freq_mode : 2;
   unsigned sig_delt_pat_en : 1;
  } b;
   unsigned long w;
} PLL_PERI1_PAT0_CTRL_REG
   

Allwinner H616 Manual